Experienced AMS Design Verification Engineer (m/f/d)

Apple

3.7

(120)

Linz, Austria

Why you should apply for a job to Apple:

  • 66% say women are treated fairly and equally to men
  • 66% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Company commitment that women earn the same as men performing similar work includes no salary history disclosure policy.
  • Apple University creates classes, seminars, and tools to help employees understand Apple’s culture, organization, and values.
  • Whether you donate time or money, Apple will match charitable contributions up to $10,000 a year.
  • #200579379_EN-1

    Position summary

    tions and close collaboration with Analog and Digital Design engineers.

    Description

    Definition and design of Self-checking verification environments for multi-layer systems using the SystemVerilog UVM library. The responsibility spans from concept discussions, verification strategy definition and execution of the verification tasks to ensure bug-free tape-outs. The AMS DV engineer goes beyond standard verification techniques and include: - performance-based analysis - power related analysis and scenario design for early power estimation - deliveries of tests for design and test engineering teams - gate-level verification (power and timing) - lab bring-up support A significant part of the AMS DV team focuses on research and innovations to improve verification techniques and tools for mixed-signal systems in order to increase efficiency and quality. Looking forward and establishing cutting edge concepts and methods to support them are part of the AMS DV team's DNA.

    Minimum Qualifications

    • Knowledge of System Verilog test-bench language and UVM (Universal Verification Methodology)

    • Hands-on experience with constrained random verification environments

    • Basic design background in support of verification results analysis

    • Knowledge of Object Oriented Programming (OOP)

    • Proficiency in English language is required

    Preferred Qualifications

    • Master's degree or PhD in Electrical/Computer Engineering or proven industrial experience/degree equivalent
    • Hands-on experience with Assertion Based Verification
    • Familiarity with system design using C++, Python or Verilog
    • Familiarity with FPGA emulation platforms
    • The minimum salary pursuant to the applicable collective bargaining agreement amounts to ₠79.204 gross per year for full time employment. Actual salaries are oriented at current market salaries and take your qualifications and experience into account.
    • Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.

    Why you should apply for a job to Apple:

  • 66% say women are treated fairly and equally to men
  • 66% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Company commitment that women earn the same as men performing similar work includes no salary history disclosure policy.
  • Apple University creates classes, seminars, and tools to help employees understand Apple’s culture, organization, and values.
  • Whether you donate time or money, Apple will match charitable contributions up to $10,000 a year.