SoC Integration Engineer

Apple

3.7

(120)

Austin, TX

Why you should apply for a job to Apple:

  • 66% say women are treated fairly and equally to men
  • 66% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Company commitment that women earn the same as men performing similar work includes no salary history disclosure policy.
  • Apple University creates classes, seminars, and tools to help employees understand Apple’s culture, organization, and values.
  • Whether you donate time or money, Apple will match charitable contributions up to $10,000 a year.
  • #200549386

    Position summary

    ub-systems Our engineers design the SOC top level with IPs, sub-systems, PHY-macros, IO/PAD-ring system bus and other infrastructure components for clocking, reset and power-management. We build the integration specs that you develop, run QC checks to ensure quality, create UPF, run synthesis and generate netlist, and close timing for the block. Work closely with Chip Architecture, Design Verification, Physical Design, DFT and power teams to achieve SOC tapeout goals on schedule. Develop and maintain methodology/flows/checks for your design. Work with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating accurate checks at every stage of the design process.

    Minimum Qualifications

    • Bachelors Degree + 3 Years of Experience.

    Preferred Qualifications

    • Experience working on FE design that include RTL design, synthesis and QC flows for large scale SOCs.

    • We pride ourselves on the high quality of our work and consistent record of working on dedication designs in production environments for low power applications will be the key to impress us.

    • We'll be looking for your expertise in SOC IP integration, sub-system creation and RTL Design for SOC top-level such as IO/PAD-ring, clock and reset distribution and power-management.

    • Experienced in FE production synthesis with DFT insertion and with expertise in RTL/netlist quality checks including lint, CDC, RDC and logical equivalence.

    • Extensive experience developing power intent (UPF) for the complex, high-performance and low-power SOC with large number of power islands as well as voltage islands. In addition, your familiarity with DFT (scan, BIST, JATG), timing-closure (STA) and backend related methodologies and tools will be an encouraged asset.

    • Ability to drive the communication and collaborate across teams is an impactful attribute.

    Additional Requirements

    More

    • Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

    Why you should apply for a job to Apple:

  • 66% say women are treated fairly and equally to men
  • 66% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Company commitment that women earn the same as men performing similar work includes no salary history disclosure policy.
  • Apple University creates classes, seminars, and tools to help employees understand Apple’s culture, organization, and values.
  • Whether you donate time or money, Apple will match charitable contributions up to $10,000 a year.