Specific duties include:
1.Deep understanding on ASIC design and verification flow
2.Excellent knowledge of advanced verification methodology like eRM/OVM/UVM/VMM
3.Familiar with Cadence’s Incisive Plan to Closure Methodology (IPCM)
4.Proficiency in System Verilog, System C and/or e (Specman)
5.Developing and using Verification Components(eVC,OVC,UVC,VIP)
6.Developing and using assertion based verification and formal analysis methods
7.Skilled in scripting language, such as Perl,Cshell,Python,Makefile
8.Assessing the project verification requirements
1.MS degree with 6+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics.
2.Essential that the individual demonstrates strong communication, verbal and written. Requires good communication skills in English.
1.Will have demonstrated hands-on experience and expertise with Cadence verification design tools or equivalent tools, flows and methodologies required to execute a verification project.
2.Will have demonstrated successful completion of 3+verification projects as an individual contributor
3.Will have DDR project verification experience
Backup child care
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design™ strategy to deliver software, hardware, and IP that turn design concepts into reality.
Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial, and healthcare.