CommunityJobsAdviceEventsReviewsFor EmployersFor ClientsCoach Connect
CommunityJobsAdviceEvents
JOB SEARCH

IC Physical Design Flow, Principal Solutions Engineer - AE

Cadence Design Systems

4.4

(53)

San Jose, CA

Why you should apply for a job to Cadence Design Systems:

  • Ranked as one of the Best Tech Companies for Women in 2022
  • 4.4/5 in overall job satisfaction
  • 4.4/5 in supportive management
  • 87% say women are treated fairly and equally to men
  • 89% would recommend this company to other women
  • 87% say the CEO supports gender diversity
    • Ratings are based on anonymous reviews by Fairygodboss members.
  • Parental leave is available for both paternity and maternity
  • Flexible work options available
  • 88% of employees at Cadence say it is a great place to work compared to 57% of employees at a typical U.S.-based company.

    • #R50874

    Position summary

    valuations/benchmarks to success

    • Work closely with R&D to enhance the tools and methodologies to meet and exceed customer's requirements

    • Drive adoption and proliferation of Cadence tools and technologies

    • Amend and augment the flow as needed using Tcl and/or other programming skills to meet objectives and improve results/flows

    • Capture best practices and lessons learned from current evaluations/benchmarks and utilize to improve efficiency and success rate in next engagements

    • Provide technical support, when developing business case for process improvement projects.

    • Provide mentorship to junior engineers

    Job Requirements

    • Requires a BS or MS in EE with 10-14 years industry related experience in design and EDA (Digital Implementation/Signoff)

    • Understands ASIC Design implementation process and steps

    • Strong hands-on experience with Place & Route (Innovus, ICC2, Fusion Compiler)

    • Exposure and experience with Synthesis (Genus, RTL Compiler, Design Compiler)

    • Experience with EDA tools in the IC digital implementation & signoff flows (STA tools)

    • Strong STA and SDC debugging abilities are required.

    • Low power analysis, Clock design/analysis and hands-on 7/5nm technology node experience a plus.

    • Automation skills using Perl, Tcl and shell scripting essential

    • Strong analytical & analysis skills covering digital implementation is critical.

    • Proven track record and experience working in a fast paced environment

    • Excellent customer interaction & presentation skills

    The annual salary range for California is $123,200 to $228,800. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
    We're doing work that matters. Help us solve what others can't.

    Why you should apply for a job to Cadence Design Systems:

  • Ranked as one of the Best Tech Companies for Women in 2022
  • 4.4/5 in overall job satisfaction
  • 4.4/5 in supportive management
  • 87% say women are treated fairly and equally to men
  • 89% would recommend this company to other women
  • 87% say the CEO supports gender diversity
    • Ratings are based on anonymous reviews by Fairygodboss members.
  • Parental leave is available for both paternity and maternity
  • Flexible work options available
  • 88% of employees at Cadence say it is a great place to work compared to 57% of employees at a typical U.S.-based company.