Principal Product Engineer - RTL Design

tive, and to make an impact.

• Cadence's employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.

• The unique "One Cadence - One Team" culture promotes collaboration within and across teams to ensure customer success

• Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests

• You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other-every day.

Job Summary

Drive key customer engagements in cooperation with local/international Field Applications team Interface with R&D team to drive and influence product development to fulfill customer requirements. Candidate should have a good knowledge of RTL design verification, gate level simulation timing & System Verilog. Knowledge about static timing analysis tool, SDC constraints is a plus. This position requires an engineer passionate about learning and diagnosing verification problems systematically to improve throughput to verify and debug cutting-edge SOCs, System ICs, and complex Ips.

Job Responsibilities

To drive deployment of latest innovations in verification automation with leading partners/customers, as well as architecting solutions and products to add significant value for the SVG at Cadence. This position requires an engineer passionate about learning and diagnosing verification problems systematically to improve throughput to verify and debug cutting-edge SOCs, System ICs, and complex Ips. The candidate should have knowledge of Gate Level simulation timing, RTL design verification.

Experience and Technical Skills required

• 7+ to 11 years' experience in diagnosing verification problems systematically to improve throughput to verify and debug cutting-edge SOCs, System ICs, and complex Ips.

• Should have experience in deployment of latest innovations in verification automation with leading partners/customers

• Having a knowledge of SDC (timing constraints), liberty files, Static timing analysis is a plus

Qualifications

• BE/BTech/ME/MS/MTech in Electrical/Electronics

Behavioral skills required

• Must possess strong written, verbal and presentation skills

• Ability to establish a close working relationship with both customer peers and management

• Explore what's possible to get the job done, including creative use of unconventional solutions

• Work effectively across functions and geographies

• Push to raise the bar while always operating with integrity

We're doing work that matters. Help us solve what others can't.