Principle Application Engineer - Verification

Cadence Design Systems

4.4

(53)

Shanghai, China

Why you should apply for a job to Cadence Design Systems:

  • 4.4/5 in overall job satisfaction
  • 4.4/5 in supportive management
  • 87% say women are treated fairly and equally to men
  • 89% would recommend this company to other women
  • 87% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Parental leave is available for both paternity and maternity
  • Flexible work options available
  • 88% of employees at Cadence say it is a great place to work compared to 57% of employees at a typical U.S.-based company.
  • #R53214

    Position summary

    m block-level, subsystem-level, and SoC-level verification, including IT (Integration Test), UT (Unit Test), and ST (System Test).

    • Verify integration of third-party IPs, custom logic, and system-level features.

    • Debug functional issues across RTL, testbench, and SoC integration layers.

    • Analyze coverage metrics, identify gaps, and drive closure for functional, code, and assertion coverage.

    • Collaborate closely with design, architecture, and validation teams to ensure design intent and testability.

    • Support bring-up and validation on emulation/FPGA platforms when required.

    • Contribute to continuous improvement of verification methodologies, automation, and infrastructure.

    • Document test plans, test results, and verification reports with clarity and completeness.

    Required Qualifications

    • Bachelor's/Master's degree in Electrical Engineering, Computer Engineering, or related field.

    • 6+ years of hands-on experience in digital SoC verification.

    • Strong proficiency in SystemVerilog, UVM, constrained-random verification, and coverage-driven methodology.

    • Solid understanding of SoC architecture, memory hierarchy, cache systems, interconnects, and coherency concepts.

    • Experience verifying AP (Application Processor), AI accelerator, DSP, multimedia, or high-performance compute SoCs is highly desirable.

    • Broad familiarity with industry-standard protocols such as AXI, AHB, APB, PCIe, USB, DDR, LPDDR, MIPI, Ethernet, or similar.

    • Strong debugging skills using waveform tools, assertions, and simulation logs.

    • Hands-on experience with simulation, emulation, or acceleration platforms.

    • Knowledge of low-power verification (UPF), formal verification, or performance validation is a plus.

    • Ability to work effectively in cross-functional and multi-site teams.

    • Strong communication skills and ability to articulate technical issues clearly.

    • Self-driven, detail-oriented, and comfortable working in fast-paced environments.

    Preferred Qualifications

    • Experience with AI/ML hardware verification or high-bandwidth compute subsystems.
    • Familiarity with Python, Perl, or shell scripting for automation.
    • Exposure to post-silicon validation flows.
    • Understanding of DFT concepts and scan/MBIST interactions.

    We're doing work that matters. Help us solve what others can't.

    Why you should apply for a job to Cadence Design Systems:

  • 4.4/5 in overall job satisfaction
  • 4.4/5 in supportive management
  • 87% say women are treated fairly and equally to men
  • 89% would recommend this company to other women
  • 87% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Parental leave is available for both paternity and maternity
  • Flexible work options available
  • 88% of employees at Cadence say it is a great place to work compared to 57% of employees at a typical U.S.-based company.