Experienced AMS Physical Design Engineer (M, F, D)

Apple

3.7

(120)

Munich, Germany

Why you should apply for a job to Apple:

  • 66% say women are treated fairly and equally to men
  • 66% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Company commitment that women earn the same as men performing similar work includes no salary history disclosure policy.
  • Apple University creates classes, seminars, and tools to help employees understand Apple’s culture, organization, and values.
  • Whether you donate time or money, Apple will match charitable contributions up to $10,000 a year.
  • #200572052_DE-2

    Position summary

    limited to: Static timing analysis for high speed IP's, incl. analog mixed signal interfaces. CTS setup and optimisation for high frequency, multiple clocks networks. Developing floor-plans under strong area constraints with best aligned for full chip integration. Account and optimise for low power during every implementation step. Perform full place and route flow on hierarchical design blocks and meet all design targets for timing, area and power on a challenging project timeline. Implement functional, timing, noise, EMIR, etc. ECO's. Run all types of physical design verification give feedback to hard macro owners and other involved teams and perform design reviews. - Participate in physical design methodologies meetings - Assist in our AMS flow development to improve our best in class env. even further.

    Minimum Qualifications

    • Knowledge hand on experience Floor-planning, and Place & Route, Physical verification, timing closure, power/functional verification.

    • Ability to fluently speak and write in English.

    Preferred Qualifications

    • BSc in EE or equivalent.

    • The ideal candidate will have experience on high PHY and/or SOC designs.

    • Experience in low power implementation for both static and dynamic, knowledge on UPF power intent flow.

    • Deep Understanding of timing constraints, timing exceptions, clock setup, timing debugging.

    • Proven Knowledge of Basic SoC Architecture and HDL languages like Verilog.

    • Power user of industry standard Physical Design, Static Timing Analysis & Synthesis tools.

    • Deep Understanding of scripting languages such as Perl/TCL/Shell.

    • Hands on experience on functional ECO implementation and equivalence checking and debugging.

    • Deep Understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level.

    • Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.

    Additional Requirements

    Mehr

    Why you should apply for a job to Apple:

  • 66% say women are treated fairly and equally to men
  • 66% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Company commitment that women earn the same as men performing similar work includes no salary history disclosure policy.
  • Apple University creates classes, seminars, and tools to help employees understand Apple’s culture, organization, and values.
  • Whether you donate time or money, Apple will match charitable contributions up to $10,000 a year.