PHY Design Verification Engineer

Apple

3.7

(120)

San Diego, CA

Why you should apply for a job to Apple:

  • 66% say women are treated fairly and equally to men
  • 66% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Company commitment that women earn the same as men performing similar work includes no salary history disclosure policy.
  • Apple University creates classes, seminars, and tools to help employees understand Apple’s culture, organization, and values.
  • Whether you donate time or money, Apple will match charitable contributions up to $10,000 a year.
  • #200626837-6205_rxr-660

    Position summary

    cation of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.","responsibilities":"Work closely with the system and design teams to review and understand the PHY subsystem microarchitecture, and create verification plans from specifications, review and refine to achieve coverage targets.

    Build block/subsystem level test benches with a reference model, using the best-in-class DV methodology. Architect test benches with maximum reusability in mind.

    Develop and execute both directed and constrained random tests, debug failures, manage bug tracking, and work with designers to drive closure of issues found.

    Create and analyze block/subsystem-level coverage models, and add test cases to increase coverage.

    Use machine learning and AI technologies to identify design and test bench issues and ensure DV quality.

    Support PHY subsystem validation using Palladium and/or FPGA.

    Work with team members to improve DV methodology and flow.

    Preferred Qualifications

    Verification experience of wireless/wired communication block/subsystem.

    Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.

    Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.

    Experience of using Matlab/C reference model and bit-accurate verification.

    Verification experience of wireless/wired communication block/subsystem.

    Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.

    Proficient in shell and Python scripting, Perl scripting.

    Experience of using AI technologies in data mining/analysis.

    Experience of Palladium/FPGA validation.

    Should be a team player with excellent communication skills, self-motivated and well organized.

    Minimum Qualifications

    BS and a minimum of 10 years relevant industry experience

    Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

    Why you should apply for a job to Apple:

  • 66% say women are treated fairly and equally to men
  • 66% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Company commitment that women earn the same as men performing similar work includes no salary history disclosure policy.
  • Apple University creates classes, seminars, and tools to help employees understand Apple’s culture, organization, and values.
  • Whether you donate time or money, Apple will match charitable contributions up to $10,000 a year.