RTL Design Engineer

Apple

3.7

(120)

Melbourne, FL

Why you should apply for a job to Apple:

  • 66% say women are treated fairly and equally to men
  • 66% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Company commitment that women earn the same as men performing similar work includes no salary history disclosure policy.
  • Apple University creates classes, seminars, and tools to help employees understand Apple’s culture, organization, and values.
  • Whether you donate time or money, Apple will match charitable contributions up to $10,000 a year.
  • #200627273-2076_rxr-661

    Position summary

    l across the semiconductor industry.

    As a member of our dynamic team, you will have the exceptional opportunity to help create the next generation of products that will delight and inspire millions of Apple customers every day. You will work to specify, design, verify, and support lab bring-up of sophisticated digital and mixed-signal circuits.

    Description

    In this job you will be responsible for specifying and/or micro-architecting digital blocks in sophisticated mixed-signal circuits. You will be responsible for RTL coding of blocks specified by you or others. You will also participate in the design verification and bring-up of such blocks by writing meaningful assertions, debugging code, and otherwise interacting with the design verification team. You will contribute to the lab bring-up of those circuits by potentially writing test scripts, analyzing lab data, proposing experiments, etc.

    Preferred Qualifications

    Proven knowledge of RTL design, Verilog and SystemVerilog

    Deep knowledge of front-end tools (Verilog simulators, linters, CDC, RDC, LEQ, UPF)

    Low power design methodologies and techniques to reduce dynamic and static IC power

    ECO design flows and methodologies

    Proven understanding of mixed signal concepts and experience with analog circuit behavioral modeling

    Proven knowledge of synthesis, static timing and DFT

    Proven knowledge of SystemVerilog assertions, checkers, and other design verification techniques

    Knowledge of scripting languages (i.e. Perl, JSON and Python)

    Using GenAI tools (e.g., large language models, AI-assisted code generation) to design, validate, and optimize SystemVerilog RTL code

    Digital signal processing fundamentals including signal processing concepts

    Strong communication and presentation skills

    Minimum Qualifications

    BS and a minimum of 10 years relevant industry experience

    Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

    Why you should apply for a job to Apple:

  • 66% say women are treated fairly and equally to men
  • 66% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Company commitment that women earn the same as men performing similar work includes no salary history disclosure policy.
  • Apple University creates classes, seminars, and tools to help employees understand Apple’s culture, organization, and values.
  • Whether you donate time or money, Apple will match charitable contributions up to $10,000 a year.