#200588873-0157_rxr-662
P&R implementation including floorplanning, clock & power distribution, timing closure, and physical & electrical verification.
Knowledge of PD construction & analysis flows and methodology.
Strong interpersonal skills.
Recent successful tapeouts in deep submicron technology.
Experience with large SOC designs (>20M gates) with frequencies in excess of 1GHZ.
Shown ability to execute to stringent schedule & die size requirements.
Experienced in industry standard tools and understanding their capabilities and underlying algorithms.
Minimum Qualifications
Minimum BS and 3+ years of relevant industry experience
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .