ASIC Design Engineer, Platform IP, Silicon

Google

3.8

(162)

Mountain View, CA

Why you should apply for a job to Google:

  • 56% say women are treated fairly and equally to men
  • 77% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Generous parental and caregiver leave along with fertility and growing family support.
  • Flexible work options that include a hybrid work model, four “work from anywhere” weeks, and remote work opportunities.
  • A chance to be a part of a variety of employee resource groups, community groups, and culture clubs.
  • #117548586165510854

    Position summary

    low power estimation, timing closure, or synthesis.

    • Experience with methodologies for RTL quality checks (e.g., Lint, CDC, RDC).

    About the job

    Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

    Our team takes pride in our ability to transform algorithms and processes into a user-friendly form. If you are someone who enjoys crafting tools to empower other creative people then this is the right job for you.Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

    The US base salary range for this full-time position is $127,000-$187,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

    Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .

    Responsibilities

    • Define microarchitecture details such as interface protocol, block diagram, data flow, pipelines, etc.
    • Perform RTL development (SystemVerilog), debug functional/performance simulations.
    • Perform RTL quality checks including Lint, Critical Dimension Control, Synthesis, Unified Power Format checks.
    • Participate in synthesis, timing/power estimation and FPGA/silicon bring-up.
    • Communicate and work with multi-disciplined and multi-site teams.

    Why you should apply for a job to Google:

  • 56% say women are treated fairly and equally to men
  • 77% say the CEO supports gender diversity
  • Ratings are based on anonymous reviews by Fairygodboss members.
  • Generous parental and caregiver leave along with fertility and growing family support.
  • Flexible work options that include a hybrid work model, four “work from anywhere” weeks, and remote work opportunities.
  • A chance to be a part of a variety of employee resource groups, community groups, and culture clubs.