CommunityJobsAdviceEventsReviewsFor EmployersFor ClientsCoach Connect
CommunityJobsAdviceEvents
JOB SEARCH

Layout Design Engineer, Silicon

Google

3.8

(162)

Bengaluru, India

Why you should apply for a job to Google:

  • Ranked as one of the Best Tech Companies for Women in 2019
  • 56% say women are treated fairly and equally to men
  • 77% say the CEO supports gender diversity
    • Ratings are based on anonymous reviews by Fairygodboss members.
  • Generous parental and caregiver leave along with fertility and growing family support.
  • Flexible work options that include a hybrid work model, four “work from anywhere” weeks, and remote work opportunities.
  • A chance to be a part of a variety of employee resource groups, community groups, and culture clubs.

    • #86767284827103942

    Position summary

    XL and Extraction tools such as Star-RC/QFS.

    • Understanding of layout design rules, layout dependent effects and DFM in FinFET technology nodes.

    About the job

    Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

    Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

    Responsibilities

    • Analyze design specifications from Compute IP's and develop custom memory arrays or standard-cells.
    • Draw schematics, extract layout, write spice deck and run spice simulations to validate the circuit (or block).
    • Run high-speed sigma analysis to understand sensitivity of designed circuit.
    • Work with layout engineers to improve the Performance, Power, Area (PPA) of memory arrays or standard-cells.
    • Collaborate with Physical Design team and ensure seamless integration of standard-cells or memory arrays.

    Why you should apply for a job to Google:

  • Ranked as one of the Best Tech Companies for Women in 2019
  • 56% say women are treated fairly and equally to men
  • 77% say the CEO supports gender diversity
    • Ratings are based on anonymous reviews by Fairygodboss members.
  • Generous parental and caregiver leave along with fertility and growing family support.
  • Flexible work options that include a hybrid work model, four “work from anywhere” weeks, and remote work opportunities.
  • A chance to be a part of a variety of employee resource groups, community groups, and culture clubs.