as a design and verification engineer, with a large portion of the recent work experience on RTL design and development.
- 6-16 years of core RTL Design experience using Verilog is a must.
- System Verilog experience and experience with UVM based environment usage / debugging is required.
- Architecture and design of CPU subsystem, including memory subsystem design, IO and cache subsystems is a must.
- PCIe/CXL/IDE experience is highly desirable. Prior experience in implementation of complex protocols is desirable.
- Prior experience in IP development teams would be an added advantage.
- Scripting knowledge is an advantage.
We're doing work that matters. Help us solve what others can't.