Physical Design CAD Engineer

NVIDIA

2.7

(9)

Multiple Locations

#JR1969066

Position summary

ps.

  • Additional responsibilities include participating and developing flow and tool methodologies for chip floorplan, power and clock distribution, P&R, timing analysis and closure, power and noise analysis and back-end verification across multiple projects.

What we need to see:

  • B.SC./ M.SC. in Electrical Engineering/Computer Engineering (or equivalent experience).

  • At least 2 years of relevant experience

  • Proficiency using Python, Perl, Tcl, Make scripting.

  • Expertise in analysing and converging crosstalk delay, noise glitch, and electrical/manufacturing rules in deep-sub micron processes.

  • Knowledge in physical design and optimization e.g. placement, routing, cell sizing, buffering, logic restructuring, etc. to improve timing and power required and implementing them through ECOs is required.

  • Knowledge in process variation effect modelling and experience in design convergence taking into account variations.

  • Successful track record of delivering designs to production is necessary.

  • Self-motivation, attention to detail, and good written, verbal, and presentation skills are critical to success in this role.

Ways to stand out from the crowd:

  • Familiarity with synthesis, place and route, STA EDA tools from Synopsys (DC/FC/PT), Cadence (Innovus/Tempus)

  • Experience in methodology definition / flow owner of synthesis / Place and Route/ STA steps is an advantage.

  • Great teammate.

  • Ownership, self-learning skills, and ability to work autonomously.

NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!

#LI-Hybrid