9 jobs for "Power Integrity Engineer"

Applications Engineering, Sr Staff Engineer (SI/ PI)

At Ansys - Taipei

Posted on Nov 6

View job Apply on company site

Sr Technical Support Engineer - Electromagnetism

At Ansys - Boulder

Posted on Nov 4

View job Apply on company site

RTL2GDS IC Design Engineer Architect

At Cadence Design Systems - San Jose

Posted on Nov 5

View job Apply on company site

System Studies Engineer II

At Mitsubishi Electric Power Products - Remote / Flexible

Posted on Nov 5

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Seoul

Posted on Nov 3

View job Apply on company site

Senior/Principal Systems Engineer - Equipment Lifecycle Management (ELM) Team, Onsite

At Sandia National Laboratories

Posted on Nov 5

View job Apply on company site

Sr Design Engineer

At Cadence Design Systems - Seoul

Posted on Nov 3

View job Apply on company site

Senior Electrical Engineer

At Aristocrat - Las Vegas

Posted on Nov 6

View job Apply on company site

Data Engineer

At Aristocrat - Austin

Posted on Nov 3

View job Apply on company site

Cadence Design Systems

Lead Design Engineer

SeoulPosted 5 days ago

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are seeking talented Application Engineers dedicated for physical design in Cadence Korea. You will be responsible for the physical design implementation projects.
The candidate will perform the physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.
The candidate will have the opportunity to work on many varieties of challenging designs, i.e. low power and high speed designs at the latest technology nodes.
The responsibility of the candidate includes participating in or leading next generation physical design, methodology and flow development.

9+ experience with ASIC design flow, hierarchical physical design strategies, methodologies, and understand deep sub-micron technology issues.
Solid knowledge on Low Power Design, DFT, static timing analysis and closure, data skew balancing, duty cycle adjustment, EM/IR-Drop/crosstalk analysis, formal verification, physical verification, DFM and P&R.
Able to assume responsibility for a variety of technical tasks and to work independently
Able to be hands-on at all levels of design, with the ability to verify, test, and characterize own designs
Self-motivated, able to work as a team player, and good English communication skills
The candidate will work closely with RTL design team to ensure successful tapeouts.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile