7 jobs for "Foundry Virtuoso Engineer"

Foundry Virtuoso Engineer

Posted on Jul 23

Posted on Jul 23

Posted on Nov 3

Posted on Nov 3

Posted on Oct 15

Posted on Apr 29

Posted on Apr 10

Hyderabad, IndiaPosted Apr 10, 2024

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description:

To develop & integrate foundry rule decks & technology files to support PDKs by using foundry provided process design kits as a starting point.
PDK QA, verification and release methodology for decks and specialized setups including track patterns to aid in layout.
Responsible for physical verification methodology, including installation, development, qualification, automation, and support -
- To develop scripts to automate LVS, DRC, RM,IR and Parasitic Extraction flows.
- And to support layout teams in verification flow issues.
Ensuring QA of the integrated PDK's with the custom design environment
- Add sub scripts to improve efficiency on QA process with adequate coverage.
General tool usage support - real-time support of all tools, creating bug workarounds and filing CCRs with R&D
Responsible for rule deck development - to implement process design rules into physical verification rules decks and QC for the rule decks.
Responsible for interfacing with the design teams and foundry team to develop and verify our PDKs.
Develop, own and maintain an automation frame work for efficiency improvement perspective for the design environment.

Position Requirements:

Bachelor's Degree in Electrical/Electronic Engineering or equivalent .
4-7 years of Work experience in PDK development and CAD enablement.
Expertise in Cadence Python, SKILL, Perl programming languages.
Knowledge of deep sub-micron CMOS processes, device physics and layout design.
Experience with Cadence custom IC Virtuoso platform to create layout test structures, to validate verification rules and to troubleshoot errors.
Experience in developing PDK device library components and definitions including SKILL parameterized cells (Pcell), symbols, CDF, callbacks, simulation/netlisting.
Experience with physical verification tools for DRC, LVS and parasitic extraction, Cadence PVS, Assura is a plus.
Working knowledge of revision control software (Git, sos, Subversion, Synchronicity, etc)
Understanding on Pcell creation and enhancements to pcell parameters, device call backs etc is a plus
Excellent technical problem solving skills.
Excellent communication and presentation skills.

We're doing work that matters. Help us solve what others can't.

Cadence is a pivotal leader in computational software.