For EmployersCoach ConnectReviewsAbout FairygodbossCareers @ FairygodbossPrivacy PolicyTerms & Conditions
Fairygodboss
CommunityJobsAdviceEventsReviewsFor EmployersCoach Connect
Sign inGet StartedGet started
CommunityJobsAdviceEvents
Cadence Design Systems

Lead Design Engineer

Dec 3, 2024• Bangalore, India

About us

Cadence is a pivotal leader in computational software.

★ 4.4 out of 5 · 53 reviews

  • Size: 10,000+ employees
  • Industry: Technology: Manufacturing
View company profile ›

Why you should apply for a job to Cadence Design Systems:

  • Ranked as one of the Best Technology Companies in 2024
  • 4.4/5 in overall job satisfaction
  • 4.4/5 in supportive management
  • 87% say women are treated fairly and equally to men
  • 89% would recommend this company to other women
  • 87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Position Description:

  • IP Integration and release Engineer for SSG IP Release engineering team.
  • Position is based in Bangalore.
  • The role would include IP integration, verification, and release of the IP solution of Cadence to different customers.
  • The work involved will be working with the existing RTL, integration of the PHY and controller to create the sub-system, addition of new features into the RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring design is clean for LINT and CDC design guidelines.
  • Proficient in ASIC development flows like Lint/CDC/Synthesis (preferably with Genus)/STA. Ability to debug and setup new flows.

Position Requirements:

  • BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design verification engineer, with a large portion of the recent work experience on RTL integration and verification.
  • 6-10 years of core RTL integration and verification experience using Verilog is a must.
  • System Verilog experience and experience with UVM based environment usage / debugging is required.
  • PCIe/CXL/IDE experience is highly desirable. Prior experience in implementation of complex protocols is a must.
  • Prior experience in IP development teams would be an added advantage.

Scripting knowledge is an advantage.

We're doing work that matters. Help us solve what others can't.

Want more jobs like this?

Get jobs in Bangalore, India delivered to your inbox when you sign up.

Additional Information

  • Posted: Dec 3, 2024
Apply on company site
Apply on company site

Similar Jobs

  • Digital Design Engineer Lead - Custom Silicon ManagementAppleAustin, TX
  • Camera Image Sensor Digital Design Engineer LeadAppleCupertino, CA
  • lead Design EngineerCadence Design SystemsBangalore
  • ASIC Digital Design Engineer LeadAppleAustin, TX
  • Lead Design Engineer - SOC DesignCadence Design SystemsShanghai
  • Lead Design Engineer (CAE Cross-Domain)Cadence Design SystemsRemote

Suggested Searches

  • Lead Jobs
  • Cadence Design Systems Jobs
  • All Jobs

Search Additional Jobs

  • Remote-Friendly Lead Design Engineer Jobs
  • Bangalore, India Jobs
Fairygodboss

Fairygodboss

  • Community Guidelines
  • Submissions & Editorial Guidelines
  • Privacy Policy
  • Terms & Conditions
  • The Muse

Advice

  • Community
  • Articles
  • Podcasts
  • Research
  • Pregnancy Week by Week
  • Browse Discussions

Jobs

  • Browse All Jobs
  • Remote Jobs
  • Company Reviews
  • Best Companies for Women

Events

  • Events Calendar
  • Virtual Career Fairs

Employers

  • Partner with Us

© 2026 FGB Muse Group Inc.

© 2026 FGB Muse Group Inc. All rights reserved.

  • About
    • About Us
    • Community Partners
  • Careers
  • FAQs
    • Community Guidelines
    • Submissions & Editorial Guidelines
  • Privacy Policy
  • Terms & Conditions