339 jobs for "IP Design Verification Engineer"

Design Verification Engineer

At Apple - Waltham

Posted on Oct 19

View job Apply on company site

Design Verification Engineer

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Digital Electronics Principal Verification Engineer

At Cadence Design Systems - Edinburgh

Posted on Oct 22

View job Apply on company site

Lead Design Engineer - SOC Design

At Cadence Design Systems - Shanghai

Posted on Oct 21

View job Apply on company site

ASIC Design Engineer - Pixel IP DMA

At Apple - Sunnyvale

Posted on Oct 19

View job Apply on company site

Custom Layout Designer (Analog Layout Designer)

At Cadence Design Systems - Cary

Posted on Oct 15

View job Apply on company site

Applications Engineering, Staff Engineer

At Ansys - Spain Off-

Posted on Oct 9

View job Apply on company site

Senior R&D PI Engineer

At Ansys - Porto Salvo

Posted on Oct 9

View job Apply on company site

Hardware Engineering, Sr Staff Engineer

At Ansys - US (non-CA) Off-

Posted on Oct 9

View job Apply on company site

ASIC Design Engineer - Pixel IP DMA

At Apple - Cupertino

Posted on Oct 19

View job Apply on company site

WiFi MAC Design Verification Engineer

At Apple - Sunnyvale

Posted on Oct 19

View job Apply on company site

CAD Automation and Mixed-Signal Simulation Engineer

At Apple - Sunnyvale

Posted on Oct 19

View job Apply on company site

Wireless SoC Design Engineer

At Apple - Irvine

Posted on Oct 19

View job Apply on company site

CAD Automation and Mixed-Signal Simulation Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

Senior CAD Automation and Mixed-Signal Simulation Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

ASIC Design Engineer - Pixel IP ANE

At Apple - Sunnyvale

Posted on Oct 17

View job Apply on company site

IP Logic Design Engineer - Advanced Technologies Group

At Apple - Haifa

Posted on Oct 16

View job Apply on company site

Design Verification Engineer

At Apple - Beaverton

Posted on Oct 16

View job Apply on company site

ASIC Design Engineer - IP Integration & Implementation

At Apple - Sunnyvale

Posted on Oct 16

View job Apply on company site

ASIC Design Manager

At Apple - Cupertino

Posted on Oct 16

View job Apply on company site

Cadence Design Systems

Lead Design Engineer - SOC Design

Shanghai, ChinaPosted 18 days ago

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Lead Design Engineer - Verification

Location: Shanghai

Job Responsibilities:

Looking for a skilled VLSI Design Verification Engineer with 3-5 years of hands-on experience to join our team supporting SOC design projects for leading customers. The ideal candidate will collaborate closely with design and verification teams to ensure comprehensive test coverage, robust verification methodology, and seamless project execution. Will play a key role in bridging communication between local teams and global stakeholders. Hands-on experience in any protocol like AMBA, PCIe, USB, MIPI or DDR/LPDDR. ARM/RISC-V Processor integration experience preferred.

Develop and execute verification plans for SOC and IP blocks, ensuring design intent and testability.
Perform RTL verification using industry-standard methodologies (e.g., UVM, SystemVerilog).
Collaborate with design engineers to address complex debug issues and optimize verification strategies.
Work closely with customer and internal engineering teams to deliver high-quality support and service.
Participate in coverage analysis, regression testing, and closure of verification goals.
Contribute to the development and enhancement of verification environments and reusable testbenches.

Requirements:

Bachelor's or Master's degree in Electrical/Computer Engineering or related field with 3-5 years of experience in VLSI/SOC design verification.
Strong expertise in System Verilog, UVM, and Verification tools.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile