437 jobs for "SOC Design Verification Engineer"

Senior GPU Top Design Engineer

At Apple - Cambridge

Posted on May 28

View job Apply on company site

Senior GPU Top Design Engineer

At Apple - Cambridge

Posted on May 28

View job Apply on company site

Gate-level SigEM/SEB/FIT CAD Engineer

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Gate-level SigEM/SEB/FIT CAD Engineer

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Senior GPU Top Micro-Architect

At Apple - Cambridge

Posted on Oct 14

View job Apply on company site

Senior GPU Top Micro-Architect

At Apple - Cambridge

Posted on Oct 14

View job Apply on company site

PMIC Engineering Program Manager

At Apple - Sunnyvale

Posted on Oct 16

View job Apply on company site

Principal Product Engineer - Memory IP

At Cadence Design Systems - Nanjing

Posted on Aug 18

View job Apply on company site

Sr Principal Design Engineer (Virtual Solution)

At Cadence Design Systems - Shanghai

Posted on Jun 8

View job Apply on company site

Gate-level SigEM/SEB/FIT CAD Engineer

At Apple - Austin Metro Area

Posted on Oct 17

View job Apply on company site

Gate-level SigEM/SEB/FIT CAD Engineer

At Apple - Austin Metro Area

Posted on Oct 17

View job Apply on company site

Gate-level SigEM/SEB/FIT CAD Engineer

At Apple - Austin Metro Area

Posted on Oct 17

View job Apply on company site

Gate-level SigEM/SEB/FIT CAD Engineer

At Apple - Austin Metro Area

Posted on Oct 17

View job Apply on company site

CPU Physical Electrical Analysis Engineer

At Apple - Beaverton

Posted on Oct 16

View job Apply on company site

Graphics (GPU) Architectural Modeling Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

Graphics (GPU) Architectural Modeling Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

Graphics (GPU) Architectural Modeling Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

GPU Power and Performance Characterization Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

CAD Engineer - PDV

At Apple - Haifa

Posted on Oct 16

View job Apply on company site

CAD Engineer - PDV

At Apple - Haifa

Posted on Oct 16

View job Apply on company site

Cadence Design Systems

Sr Principal Design Engineer (Virtual Solution)

Shanghai, ChinaPosted Jun 8, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Key Responsibilities

Design and develop system-level AVIP solutions for emulation/prototyping platforms (Palladium, Protium)
Build and integrate Accelerated Verification IP environments for complex SoC and subsystem validation
Develop end-to-end verification flows including:
- AVIP integration
- Testbench and system modeling
- Bare-metal / driver-level validation
Architect scalable solutions for multi-protocol system validation across multiple clock domains
Optimize solutions for performance, scalability, and emulation efficiency
Develop custom test cases, tools, and automation to enable advanced use models (embedded / co-emulation / hybrid flows)
Work closely with cross-functional teams (PE, AE, customers) to debug and resolve system-level issues
Contribute to next-generation AVIP methodology evolution, including integration with AI/ML-based verification flows
Support customer enablement, including bring-up, debug, and solution deployment

Required Qualifications

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field with 5-10 years' experience
Strong expertise in high-speed protocols such as:
- PCIe, CXL, AMBA, UCIe, Ethernet (at least one)
Strong RTL design experience (SystemVerilog / Verilog)
Strong C/C++ development experience for modeling, testbench, or system integration
Solid understanding of:
- System-level verification methodologies
- Emulation / acceleration flows
Hands-on experience with Palladium / Protium / FPGA / emulation platforms is strongly preferred
Good debugging skills for complex system integration issues

Preferred Qualifications

Experience developing or using AVIP (Accelerated VIP) solutions
Experience with end-to-end system validation flows (simulation → emulation → prototyping)
Knowledge of UVM and verification frameworks
Knowledge of Qemu/Gem5 or other system emulation projects
Experience with multi-language environments (SV + C/C++ + Python)
Familiarity with Emulation/Prototyping flows
Exposure to AI/ML techniques applied to verification or tooling
Strong problem-solving skills and ability to work independently

Soft Skills

Excellent English communication skills (both verbal and written) are required
Strong learning capability and adaptability to new technologies
Ability to collaborate across global teams
Proactive mindset in problem solving and customer engagement

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile