8 jobs for "Principal DFT Design Engineer"

Principal DFT Design Engineer

At Cadence Design Systems - Bangalore

Posted on Feb 23

View job Apply on company site

Sr Principal Design Engineer

At Cadence Design Systems - Pune

Posted on Feb 19

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Bangalore

Posted on Feb 6

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Bangalore

Posted on Jan 23

View job Apply on company site

Sr Principal Application Engineer

At Cadence Design Systems - San Jose

Posted on Nov 6

View job Apply on company site

Principal Product Engineer - Memory IP

At Cadence Design Systems - Nanjing

Posted on Aug 18

View job Apply on company site

Sr Principal Software Engineer

At Cadence Design Systems - Bangalore

Posted on Mar 3

View job Apply on company site

Principal Application Engineer

At Cadence Design Systems - Shanghai

Posted on Dec 8

View job Apply on company site

Cadence Design Systems

Principal Product Engineer - Memory IP

Nanjing, ChinaPosted Aug 18, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Primary Responsibilities:
○ Supporting pre-silicon integration, usage, and implementation of memory subsystem products
○ Helping with internal system integration and QA testing of memory subsystem products (Controller + PHY)
Analyzing and resolving complex subsystem application or implementation issues and providing
professional guidance to customers
○ Supporting various memory PHY and controller SOC integration reviews and implementation reviews
○ Assisting customers with RTL and gate-level simulations to verify functionality
○ Assisting customers with timing closure and other aspects of physical integration
Participating in development and refinement of product documentation and checklists for customer
applications
○ Supporting post-silicon bringup and production test activities for customers as needed
Enhancing customer experience by providing prompt, thorough, and technically accurate responses to
customer questions
○ Leveraging AI-powered tools and assistants to enhance productivity, improve decision making, and maintain
high-quality customer deliverables.
○Applying AI-powered analytics tools to extract insights, identify patterns, and generate actionable
recommendations from complex datasets

Position Requirements:
○ B.S Electrical/Computer Engineering (or similar degree) and 7+ years of overall experience -OR- M.S
Electrical/Computer Engineering (or similar degree) and 5+ years of overall experience
○ Experience working with DDR5/4/3, LPDDR5/4/3, HBM3, GDDR6 or similar IPs
○ Verilog RTL design and gate level verification experience
○ Synthesis and static timing analysis experience (physical implementation/verification experience is a plus)
○ Familiarity with industry standard DFT flows and test methodologies.
○ Familiarity with package and board design
○ Ability to read schematics and participate in SI/PI reviews for customer board/package implementation

Preferred Qualifications
○ Experience with Memory PHY and DSP based architecture
○ Experience with embedded microcontroller FW
○ Background with scripting and applying AI solutions to daily workflows

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile