4,092 jobs for "Quality Engineer"

Lead Design Engineer

At Cadence Design Systems - Pune

Posted on Jul 23

View job Apply on company site

iOS Software Engineer, TikTok Live Foundation - Australia

At TikTok - Sydney

Posted on Jul 14

View job Apply on company site

Machine Learning Engineer - TikTok Search

Posted on May 14

View job Apply on company site

Research Engineer Intern (AI Infrastructure) - Large Model Applications - Global Frontier Tech Recruitment Program - 2027 Start (PhD)

Posted on Apr 16

View job Apply on company site

Algorithm Engineer, Global Live - Operation Intelligence - Singapore

Posted on Apr 15

View job Apply on company site

Software Engineer, Ads Delivery

At TikTok - San Jose

Posted on Apr 10

View job Apply on company site

Architecture Software Engineer - Multi Data Center

Posted on Mar 27

View job Apply on company site

Software Engineer - Live Streaming Player (C++)

At TikTok - Sydney

Posted on Feb 18

View job Apply on company site

Tech Lead, Machine Learning Engineer - Search E-commerce

Posted on Feb 6

View job Apply on company site

Machine Learning Engineer (Content Ecology & Creator) -E-commerce Governance

At TikTok - Seattle

Posted on Jan 20

View job Apply on company site

Software Engineer Project Intern (Platform efficiency) - 2026 Start (BS/MS)

At TikTok - San Jose

Posted on Jul 25

View job Apply on company site

Software Engineer, Ads Delivery

Posted on Jun 10

View job Apply on company site

Android Software Engineer, TikTok LIVE Revenue - Australia

At TikTok - Sydney

Posted on Apr 22

View job Apply on company site

Sr Principal Product Validation Engineer

At Cadence Design Systems - Beijing

Posted on Apr 1

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Pune

Posted on Feb 19

View job Apply on company site

Senior Machine Learning Engineer (CV/NLP/Multimodal/LLM) -E-commerce Governance

At TikTok - Seattle

Posted on Jul 24

View job Apply on company site

Lead Solutions Engineer

At Cadence Design Systems - Bangalore

Posted on May 1

View job Apply on company site

Tech Expert/Backend Engineer - Global Live (Service Architecture)

Posted on Feb 1

View job Apply on company site

Machine Learning Engineer (CV/NLP/Multimodal/LLM) -E-commerce Governance

At TikTok - Seattle

Posted on Nov 23

View job Apply on company site

Machine Learning Engineer (CV/NLP/Multimodal/LLM) -E-commerce Governance

At TikTok - San Jose

Posted on Nov 23

View job Apply on company site

Cadence Design Systems

Lead Design Engineer

Pune, IndiaPosted Jul 23, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Role Overview:
The DV Architect is a senior technical leadership role responsible for the strategic vision and infrastructure of verification for next-generation Tensilica advanced CPU cores and configurable processors. You will define the methodologies that ensure the functional integrity of highly complex instruction set architectures (ISA).

Key Responsibilities:

Methodology Strategy: Define and own the long-term DV architecture, focusing on scalability across multiple processor variants and generations.
Verification Infrastructure: Architect simulation testbenches in C/C++/RTL and lead the development of reusable UVM environments.
Advanced Verification: Champion the integration of formal verification, and AI-driven coverage analysis.
Cross-Functional Collaboration: Partner with microarchitecture, RTL design, and software teams to align verification plans with ISA requirements.
Mentorship: Provide technical direction and set the standard for quality and metric-driven verification (MDV) across global teams.

Required Qualifications:

B.Tech/M.Tech in ECE with 4 to 8 years of experience in SoC/CPU/DSP verification.
Deep expertise in SystemVerilog/UVM and C/C++ for architectural modeling.
Experience with processor integration (e.g., RISC-V or ARM) and industry-standard protocols like AMBA/PCIe.
Expertise in scripting (Perl, Python, or Tcl) for verification flow automation.
Proven track record in verifying complex pipelines, memory subsystems, or ISA implementations.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile