4 jobs for "Design Verification Architect / Director"

Design Verification Architect / Director

At Cadence Design Systems - San Jose

Posted on Sep 16

View job Apply on company site

PostgreSQL Database Administrator

At Leidos - Ashburn

Posted on Oct 30

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Remote / Flexible

Posted on Feb 24

View job Apply on company site

PostgreSQL Database Administrator

At Leidos - Ashburn

Posted on Sep 2

View job Apply on company site

Cadence Design Systems

Design Verification Architect / Director

San Jose$185,500 – $344,500Posted Sep 16, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Location

San Jose, CA and Austin, TX

Job Description

Responsibilities

As a Design Verification Team Director, lead and run the Processor Verification team, you will be responsible for the verification of microprocessor cores and their peripherals

Relevant experience in-order/out-of-order CPU cores and memory subsystem strongly preferred

Crafting verification plans and executing them to verify highly complex CPU designs.

You will implement simulation or emulation testbenches, assembly/C language diagnostics, assertion checkers or coverage monitors to meet target verification goals.

You will be responsible for coverage collection and closure

You will work closely with cross-functional teams (DV/Arch/Design/FW) to identify coverage scope

Tracking and reporting the work of 7-10 engineers

Required Skills and Experience:

17+ years of design verification experience

BS (or higher) in EE/Computer Engineering

Proven experience at leading/managing team.

Strong managerial, leadership and interpersonal skills

Excellent knowledge of computer architecture and design verification fundamentals

Thorough understanding of System Verilog, UVM, and other programming languages to build flexible and reusable complex testbenches

Exposure to scripting languages like Perl, Unix shell or similar languages

Experience with assembly language programming required

Experience with Formal Verification will be a plus

Experience with the development of fully automated flows

Experience with Gate Level Simulations

Excellent written and oral communication skills necessary

Knowledge of processor verification required

The annual salary range for California is $185,500 to $344,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile