8 jobs for "Principal DFT Design Engineer"

Principal DFT Design Engineer

At Cadence Design Systems - Bangalore

Posted on Feb 23

View job Apply on company site

Sr Principal Design Engineer

At Cadence Design Systems - Pune

Posted on Feb 19

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Bangalore

Posted on Feb 6

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Bangalore

Posted on Jan 23

View job Apply on company site

Sr Principal Application Engineer

At Cadence Design Systems - San Jose

Posted on Nov 6

View job Apply on company site

Principal Product Engineer - Memory IP

At Cadence Design Systems - Nanjing

Posted on Aug 18

View job Apply on company site

Sr Principal Software Engineer

At Cadence Design Systems - Bangalore

Posted on Mar 3

View job Apply on company site

Principal Application Engineer

At Cadence Design Systems - Shanghai

Posted on Dec 8

View job Apply on company site

Cadence Design Systems

Principal DFT Design Engineer

Bangalore, IndiaPosted Feb 23, 2024

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

• This role requires close interaction with multiple cross functional teams across geographies to align on project receivables/deliverables.

• Mentoring junior engineers and driving innovation/automation.

• BE/B.Tech/M.E/M.Tech with 7+ years of relevant work experience and strong understanding of DFT concepts and good communication skills.

• Strong hands-on experience using industry standard EDA Tools.

• Experience with logic simulators from one or more EDA vendors.

• Experience on industry standard ATPG tools like Cadence Modus.

• Experience with RTL lint tools like Jasper.

• Experience in scan insertion, coverage analysis and debugging skills on faults coverage enhancement is required.

• Programming in Perl/Tcl/Python or other scripting languages is a plus.

• Experience in post silicon validation, ATE debug and support is desired.

• Exposure to RTL2GDS flow and tasks such as synthesis and scan insertion, STA and IR drop.

• Good understanding of Logic design, RTL implementation & verification, logic synthesis, Logic Equivalent Checking & Static Timing Analysis are plus.

• Participate in driving new DFT methodology and solutions to improve quality, reliability and in-system test and debug capability.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile