IP Design Verification Engineer
Oct 6, 2026 Jerusalem, Israel
About us
Working at Apple means doing more than you ever thought possible and having more impact than you ever imagined.
- Size: 10,000+ employees
- Industry: Technology: Manufacturing
Why you should apply for a job to Apple:
Ranked as one of the Best Technology Companies in 2020
3.7/5 in overall job satisfaction
3.1/5 in supportive management
66% say women are treated fairly and equally to men
65% would recommend this company to other women
66% say the CEO supports gender diversity
Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›
This role is for a Design Verification Engineer who will enable us to produce fully functional first silicon IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for an exceptionally talented Design Verification Engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day.
The position is relevant to all Apple sites: Herzliya, Haifa and Jerusalem
Description
In this role, you will be responsible for ensuring bug-free first silicon for part of the IP and are expected to: Develop detailed test and coverage plans based on the micro-architecture Develop verification methodology suitable for the IP, ensuring a scalable and portable environment. Develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage and more.
Preferred Qualifications
7+ years' experience in digital logic design verification
BS.c or MS.c in Electrical Engineering
Minimum Qualifications
7+ years' experience in digital logic design verification.
Basic knowledge of SystemVerilog and UVM.
Experience developing UVM based IP test-benches
Experience with complex designs and advanced debug skills ability
Experience with verification tools such as simulators, waveform viewers, build/run automation, coverage collection and analysis, gate level simulations
Strong communication skills are a must, as the candidate will interface with a lot of different groups within the company.
Ability to work well in a team and be productive under tight schedules
PREFERRED
Excellent knowledge of one of the scripting languages: Python, Perl, TCL
Experience with serial/parallel protocols such as PCIe or DRAM
Proven knowledge of formal verification methodology
In lieu of UVM knowledge, C/C++ experienced level knowledge
Experience with Lab hands-on debug
At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for an exceptionally talented Design Verification Engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day.
The position is relevant to all Apple sites: Herzliya, Haifa and Jerusalem
Description
In this role, you will be responsible for ensuring bug-free first silicon for part of the IP and are expected to: Develop detailed test and coverage plans based on the micro-architecture Develop verification methodology suitable for the IP, ensuring a scalable and portable environment. Develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage and more.
Preferred Qualifications
7+ years' experience in digital logic design verification
BS.c or MS.c in Electrical Engineering
Minimum Qualifications
7+ years' experience in digital logic design verification.
Basic knowledge of SystemVerilog and UVM.
Experience developing UVM based IP test-benches
Experience with complex designs and advanced debug skills ability
Experience with verification tools such as simulators, waveform viewers, build/run automation, coverage collection and analysis, gate level simulations
Strong communication skills are a must, as the candidate will interface with a lot of different groups within the company.
Ability to work well in a team and be productive under tight schedules
PREFERRED
Excellent knowledge of one of the scripting languages: Python, Perl, TCL
Experience with serial/parallel protocols such as PCIe or DRAM
Proven knowledge of formal verification methodology
In lieu of UVM knowledge, C/C++ experienced level knowledge
Experience with Lab hands-on debug
Additional Information
- Posted: Oct 6, 2026