Lead Physical Design Engineer
26 days ago Nanjing, China
About us
Cadence is a pivotal leader in computational software.
- Size: 10,000+ employees
- Industry: Technology: Manufacturing
Why you should apply for a job to Cadence Design Systems:
Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity
Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Physical Implementation Engineer
Job Description:
- A role of block/chip level physical design engineer;
- Job content includes:
- Physical Design, including: floorplan, placement, CTS, routing, etc. ;
- Physical Verification;
- Static Timing Analysis;
- EM/IR Analysis.
Job Qualification:
- Rich knowledge of the design rule for the process of N28/N16 and below;
- Ability of fixing the physical design violations, including: DRC, DFM, LVS, ANT, ERC etc.;
- Experience in chip level physical verification is preferred;
- Basic knowledge/experience of the physical implementation and static timing analysis;
- Bachelor or above degree in majors of EE/CS/IT, with more than 3 years' work experience;
- Good ability of effective learning and independent thinking;
- Good ability of communication and teamwork;
- Carefulness, responsibility and persistence.
We're doing work that matters. Help us solve what others can't.
Physical Implementation Engineer
Job Description:
- A role of block/chip level physical design engineer;
- Job content includes:
- Physical Design, including: floorplan, placement, CTS, routing, etc. ;
- Physical Verification;
- Static Timing Analysis;
- EM/IR Analysis.
Job Qualification:
- Rich knowledge of the design rule for the process of N28/N16 and below;
- Ability of fixing the physical design violations, including: DRC, DFM, LVS, ANT, ERC etc.;
- Experience in chip level physical verification is preferred;
- Basic knowledge/experience of the physical implementation and static timing analysis;
- Bachelor or above degree in majors of EE/CS/IT, with more than 3 years' work experience;
- Good ability of effective learning and independent thinking;
- Good ability of communication and teamwork;
- Carefulness, responsibility and persistence.
We're doing work that matters. Help us solve what others can't.
Additional Information
- Posted: 26 days ago