487 jobs for "Design Verification Lead"

Design Verification Lead

At Apple - Austin

Posted on Oct 17

View job Apply on company site

Lead Design Engineer - Verification

At Cadence Design Systems - Nanjing

Posted on Sep 29

View job Apply on company site

Lead Product Engineer - Design Verification (MM/VIP)

At Cadence Design Systems - Ahmedabad

Posted on Sep 16

View job Apply on company site

Lead Design Engineer - Verification

At Cadence Design Systems - Shanghai

Posted on Jul 23

View job Apply on company site

Lead Design Engineer - Verification

At Cadence Design Systems - Nanjing

Posted on Sep 29

View job Apply on company site

Formal Verification Engineer

At Apple - München

Posted on Oct 19

View job Apply on company site

PMU Digital Design Verification Intern (m/f/d)

At Apple - Nabern

Posted on Oct 19

View job Apply on company site

Senior Staff Applications Engineer, Electromagnetics

At Ansys - Sunnyvale

Posted on Oct 29

View job Apply on company site

Hardware Engineering, Staff Engineer

At Ansys - Nepean

Posted on Oct 29

View job Apply on company site

Applications Engineer - Staff

At Ansys - Sunnyvale

Posted on Oct 29

View job Apply on company site

Principle Systems Engineer

At Leidos - Laurel

Posted on Aug 28

View job Apply on company site

Lead Systems Engineer - RF Systems

At Leidos - Laurel

Posted on Aug 19

View job Apply on company site

lead Design Engineer

At Cadence Design Systems - Bangalore

Posted on Nov 3

View job Apply on company site

Software Engineer II: Hardware Job Scheduler R&D

At Cadence Design Systems - Belo Horizonte

Posted on Oct 29

View job Apply on company site

SerDes Micro Architect

At Apple - Beaverton

Posted on Oct 17

View job Apply on company site

Lead Product Engineer

At Cadence Design Systems - Shanghai

Posted on Oct 26

View job Apply on company site

SerDes Micro Architect

At Apple - Cupertino

Posted on Oct 17

View job Apply on company site

Lead Design Engineer - SOC Design

At Cadence Design Systems - Shanghai

Posted on Oct 21

View job Apply on company site

Sr Principal Design Engineer

At Cadence Design Systems - Cary

Posted on Oct 16

View job Apply on company site

SerDes Micro Architect

At Apple - San Diego

Posted on Oct 17

View job Apply on company site

Cadence Design Systems

lead Design Engineer

Bangalore, IndiaPosted 5 days ago

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description: Lead Design Engineer - UCIe Verification

Location: Bangalore, India
Function: Design Verification
Role: Lead Design Engineer - UCIe Controller Verification

Role Overview

We are looking for a highly motivated and technically strong Lead Design Engineer - Verification to join our UCIe verification team in Bangalore.

The candidate will contribute to the verification of complex UCIe Controller IP, working on next-generation chiplet and die-to-die interconnect solutions. The role requires strong hands-on expertise in SystemVerilog/UVM, verification architecture, coverage-driven verification, protocol verification, and debug.

The engineer will work closely with design, architecture, validation, and other cross-functional teams to develop scalable verification environments, validate complex protocol scenarios, drive coverage closure, debug failures, and contribute toward high-quality IP releases.

Required Qualifications

BE/BTech/ME/MTech/MS in Electronics, Electrical Engineering, Computer Engineering, or a related discipline.
5+ years of relevant Design Verification experience, with strong hands-on ownership of IP or subsystem-level verification.
Strong expertise in: SystemVerilogUVMConstrained-random verificationFunctional coverageCode coverageAssertions/SVARegression and failure debug
Experience developing reusable UVM testbench components and verification infrastructure.
Strong understanding of verification methodology, test planning, coverage closure, and sign-off.
Experience with industry-standard simulators/debug environments such as Cadence Xcelium or equivalent.
Ability to analyze complex specifications and translate requirements into effective verification scenarios.
Strong debugging and problem-solving skills.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile