3,645 jobs for "Platform Engineer"

Customer Engagement Engineer II - Xcelium

At Cadence Design Systems - Seoul

Posted on Oct 22

View job Apply on company site

Backend Software Engineer - Global E-Commerce Governance Service

Posted on Oct 20

View job Apply on company site

Full Stack Engineer - Global E-Commerce Governance Business

Posted on Oct 20

View job Apply on company site

Machine Learning Engineer, Foundation Model Services

At Apple - Santa Clara

Posted on Oct 19

View job Apply on company site

Machine Learning Engineer, Foundation Model Services

At Apple - Santa Clara

Posted on Oct 19

View job Apply on company site

Senior Machine Learning Engineer - Matching, Apple Ads

At Apple - Cupertino

Posted on Oct 19

View job Apply on company site

Software Power Systems Engineer

At Apple - Cupertino

Posted on Oct 19

View job Apply on company site

Machine Learning Engineer

At Apple - Sunnyvale

Posted on Oct 19

View job Apply on company site

SoC Audio Architect, Platform Architecture

At Apple - Austin

Posted on Oct 19

View job Apply on company site

SoC Audio Architect, Platform Architecture

At Apple - Austin

Posted on Oct 19

View job Apply on company site

SoC Audio Architect, Platform Architecture

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Software Engineer I

At Cadence Design Systems - Seoul

Posted on Oct 19

View job Apply on company site

Software Engineer II - Innovus

At Cadence Design Systems - Seoul

Posted on Oct 19

View job Apply on company site

Quality Engineer

Posted on Oct 17

View job Apply on company site

SRE Engineer

Posted on Oct 17

View job Apply on company site

Emulation Verification Engineer

At Apple - San Francisco Bay Area

Posted on Oct 17

View job Apply on company site

Emulation Verification Engineer

At Apple - San Francisco Bay Area

Posted on Oct 17

View job Apply on company site

Emulation Verification Engineer

At Apple - San Francisco Bay Area

Posted on Oct 17

View job Apply on company site

Senior Backend Software Engineer, Global E-commerce, US Shelf Growth & Campaign - Global E-Commerce US

At TikTok - Seattle

Posted on Oct 17

View job Apply on company site

Software Engineer- Supply chain Integration Support

At Apple - Hyderabad

Posted on Oct 16

View job Apply on company site

Cadence Design Systems

Customer Engagement Engineer II - Xcelium

SeoulPosted 17 days ago

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Work with R&D to identify and scope opportunities for the Cadence functional logic verification platform
Understand the Goal and Objective, then plan and execute and manage key technical evaluations by co-working proactively with existing and potential customers as well as team colleagues
Summarize the tasks and projects, and report to manager and share with team effectively
Train, ramp-up and accompany customer project.
Conduct basic and advanced trainings, presentations and demos as necessary.
Ramp-up other members of the team on the advanced verification technologies and tools.
Providing technical expertise to address clients' queries, which need expert involvement

The candidate should possess minimum BS level of CS or EE with 3-5 years of industry experience.
Minimum 3 years hands-on, high expertise on hardware design & verification techniques.
Hands on experience using HDL simulator (e.g. ies, vcs or questa, but ies preferred) is a must.
Experience of RTL design or verification with Verilog / SV Language or C/C++ or System C.
Understanding standard BUS protocol like AMBA or interface protocol.
Hands on Verification experience using SystemVerilog/Verilog/VHDL/SystemC.
Experience on UVM methodology or similar one should be preferred.
Hands on Design experience using SystemVerilog, Verilog and VHDL.
Knowledge of VIPs, and code & functional coverage tools (IMC preferred) and technologies.
Knowledge of Metric Driven Verification (MDV) using vManager CS should be preferred.
Hands-on experience optimizing RTL, Gate-level simulation for improving performance by using standard profiling tools is a big plus.
Good communication skills in English and a strong desire for working in a global environment with customers and BU people.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile