169 jobs for "ASIC Design Engineer"

NoC Design Engineer, Multimedia Lab

At TikTok - San Jose

Posted on Oct 31

View job Apply on company site

SoC Physical Design Intern (m/f/d)

At Apple - München

Posted on Oct 19

View job Apply on company site

Postdoctoral Appointee - Advanced Microsystems and Sensor Technologies, Onsite

At Sandia National Laboratories

Posted on Oct 16

View job Apply on company site

Design Engineering Architect - Systems and Interfaces

At Cadence Design Systems - San Jose

Posted on Nov 4

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Seoul

Posted on Nov 3

View job Apply on company site

NPU Architect Engineer, Multimedia Lab

At TikTok - San Jose

Posted on Oct 31

View job Apply on company site

GPU Physical Design Engineer

At Apple - Austin

Posted on Oct 19

View job Apply on company site

STA Engineer

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Sr Design Engineer

At Cadence Design Systems - Seoul

Posted on Nov 3

View job Apply on company site

Research Engineer - Intern (Video and Edge, Multimedia Lab) - 2027 Start (PhD) - Intern (Video and Edge, Multimedia Lab) - 2027 Start (PhD)

At TikTok - San Diego

Posted on Oct 16

View job Apply on company site

RTL-to-GDS implementation, Senior Principal Solutions Engineer

At Cadence Design Systems - Austin

Posted on Oct 30

View job Apply on company site

WiFi MAC Design Verification Engineer

At Apple - Sunnyvale

Posted on Oct 19

View job Apply on company site

Design Engineering Architect

At Cadence Design Systems - Bangalore

Posted on Oct 26

View job Apply on company site

iPad Touch Electrical Engineer

At Apple - Austin Metro Area

Posted on Oct 19

View job Apply on company site

Wireless SoC Design Engineer

At Apple - Irvine

Posted on Oct 19

View job Apply on company site

Sr Application Engineer

At Cadence Design Systems - Penang

Posted on Oct 14

View job Apply on company site

Principal Product Enigneer - Integrity 3D-IC/Innovus

At Cadence Design Systems - Seoul

Posted on Oct 14

View job Apply on company site

PMU Design Verification Intern

At Apple - Swindon

Posted on Oct 17

View job Apply on company site

Wireless MAC Design Engineer

At Apple - Sunnyvale

Posted on Oct 17

View job Apply on company site

IP Logic Design Engineer - Advanced Technologies Group

At Apple - Haifa

Posted on Oct 16

View job Apply on company site

Cadence Design Systems

Sr Application Engineer

Penang, MalaysiaPosted 25 days ago

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Sr Application Engineer - Digital Implementation & Physical Design

Location: Malaysia

Job Overview

We are seeking a Sr Application Engineer to support and drive the adoption of Cadence's digital implementation, physical design, and static verification solutions across key customers in the region.

In this role, you will combine deep hands-on physical design expertise with technical leadership and customer engagement, helping customers achieve optimal performance, power, and area (PPA) on advanced technology nodes. You will work closely with customer design teams, Cadence R&D, Product Engineering influencing methodologies and ensuring successful project execution and tool adoption.

• The candidate will perform the physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure

• The candidate will have the opportunity to work on many varieties of challenging designs, i.e. low power and high-speed designs at the latest technology nodes.

• The responsibility of the candidate includes participating in or leading next generation physical design, methodology and flow development.

• The candidate will work closely with RTL design team to ensure successful tapeouts.

Requirement:

• BS/MS in EE/CS with 2+ years of hands-on experience in physical design and verification with prior working experience in 7nm and below technologies.

• Experienced with ASIC design flow, hierarchical physical design strategies, methodologies, and understand deep sub-micron technology issues.

• Solid knowledge on Low Power Design

• Able to assume responsibility for a variety of technical tasks and to work independently

• Self-motivated, able to work as a team player, and good English communication skills

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile