29 jobs for "Electrical Engineering Principal"

Principal Product Engineer - DIP

At Cadence Design Systems - Shanghai

Posted on Aug 7

View job Apply on company site

Sr Principal HW Design Engineer-Emulation Acceleration System Platform

At Cadence Design Systems - San Jose

Posted on Jul 28

View job Apply on company site

Principal Product Engineer - Innovus+

At Cadence Design Systems - Seoul

Posted on Jul 23

View job Apply on company site

Sr Principal Design Engineer (Virtual Solution)

At Cadence Design Systems - Shanghai

Posted on Jun 8

View job Apply on company site

Sr Principal Software Engineer

At Cadence Design Systems - Helsinki

Posted on Nov 6

View job Apply on company site

Principal Software Engineer

At Cadence Design Systems - Hsinchu

Posted on Nov 4

View job Apply on company site

Sr Principal Design Engineer

At Cadence Design Systems - Bangalore

Posted on Sep 3

View job Apply on company site

Principal RF Engineer

At Leidos - Huntsville

Posted on Jun 9

View job Apply on company site

Principal Product Engineer

At Cadence Design Systems - Shanghai

Posted on Jun 24

View job Apply on company site

Cadence Design Systems

Principal Product Engineer - DIP

Shanghai, ChinaPosted Aug 7, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Key Responsibilities

Technical Support & Case Management: Act as the primary interface for technical issues, driving resolution for complex subsystem application or implementation problems. This includes monitoring case management systems like Salesforce (SFDC) and Jira.
IP Integration & Validation: Support Pre-Silicon integration, post-silicon bring-up, and verification of PHY and controller SoC integration. Conduct RTL and gate-level simulations to ensure functionality and assist with timing closure.
Customer Engagement: Proactively engage with customers to identify potential issues, prioritize critical technical problems, and manage escalations, ensuring high satisfaction.
Technical Leadership: Develop comprehensive knowledge bases, document product limitations, and provide feedback to internal Product Engineering and R&D teams for continuous improvement.
Guidance & Training: Create and deliver technical training, seminars, and documentation to support customer success and adoption of best practices.

Required Qualifications

Experience: Requires 8+ years of experience in verification and design, specifically with IP development.
Technical Expertise: Strong background in digital electronics, Verilog/SystemVerilog, and UVM methodology.
Protocol Knowledge: Practical knowledge of memory or communication interface IP protocols such as MIPI (CSI2/DSI/I3C/PHY), PCI Express, DDR, LPDDR, HBM, or USB.
Skills: Excellent debugging skills, ability to handle complex problems, and proficiency in scripting languages (TCL, Perl, or Python).
Education: Bachelor's or Master's in Electronics or Electrical Engineering.

Preferred Skills

Experience with Cadence-specific tools, EDA workflows, or similar IP design platforms.

Core Competencies

Strong communication and presentation skills, capable of influencing both internal teams and customer stakeholders.
Proactive and collaborative approach, able to work across global, cross-functional teams.
Strategic thinking to drive product roadmap improvements based on user feedback.
Fluent spoken English

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile