STA Engineer (M, F, D)
22 days ago Munich, Germany
About us
Working at Apple means doing more than you ever thought possible and having more impact than you ever imagined.
- Size: 10,000+ employees
- Industry: Technology: Manufacturing
Why you should apply for a job to Apple:
Ranked as one of the Best Technology Companies in 2020
3.7/5 in overall job satisfaction
3.1/5 in supportive management
66% say women are treated fairly and equally to men
65% would recommend this company to other women
66% say the CEO supports gender diversity
Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›
We are looking for talented engineers to join our STA team. In this role, you will be working closely with multiple integration teams, like DFT, Top Level PNR, PHY designers and PNR teams.
Description
You will be responsible for:
Developing automated block and full chip level signoff flows
Full Chip Timing/Noise convergence and full signoff for high quality TO
Enabling hierarchical Timing flows
Power optimizations
Generating block level budget and context for correlation with Full Chip
Driving custom IP integration and custom timing checks flows
Closing work with Design, DFT, architecture and Power team
Preferred Qualifications
Familiarity with hierarchical design approach, top-down design, timing and physical convergence
Experience with backend STA closure and Signoff
Deep understanding of designs' constraints development
Good understanding of AC timing from specs to implementation
Good understanding of DFT modes and their constraints
Good communication skills and team player
Quick learning of flows and methods
Advantage - Understanding noise and signal integrity effects
Advantage - Timing margins fundamental from synthesis to signoff
Advantage - Experience with scripting
Minimum Qualifications
You hold a MSEE or equivalent strong experience in Static Timing analysis
Extensive experience with one of the commercial STA tools
Ability to fluently speak and write in English.
Description
You will be responsible for:
Developing automated block and full chip level signoff flows
Full Chip Timing/Noise convergence and full signoff for high quality TO
Enabling hierarchical Timing flows
Power optimizations
Generating block level budget and context for correlation with Full Chip
Driving custom IP integration and custom timing checks flows
Closing work with Design, DFT, architecture and Power team
Preferred Qualifications
Familiarity with hierarchical design approach, top-down design, timing and physical convergence
Experience with backend STA closure and Signoff
Deep understanding of designs' constraints development
Good understanding of AC timing from specs to implementation
Good understanding of DFT modes and their constraints
Good communication skills and team player
Quick learning of flows and methods
Advantage - Understanding noise and signal integrity effects
Advantage - Timing margins fundamental from synthesis to signoff
Advantage - Experience with scripting
Minimum Qualifications
You hold a MSEE or equivalent strong experience in Static Timing analysis
Extensive experience with one of the commercial STA tools
Ability to fluently speak and write in English.
Additional Information
- Posted: 22 days ago