For EmployersCoach ConnectReviewsAbout FairygodbossCareers @ FairygodbossPrivacy PolicyTerms & Conditions
Fairygodboss
CommunityJobsAdviceEventsReviewsFor EmployersCoach Connect
Sign inGet StartedGet started
CommunityJobsAdviceEvents
Cadence Design Systems

Senior Software Engineer - Low Power Verification

Sep 3, 2026• Zhubei, Taiwan

About us

Cadence is a pivotal leader in computational software.

★ 4.4 out of 5 · 53 reviews

  • Size: 10,000+ employees
  • Industry: Technology: Manufacturing
View company profile ›

Why you should apply for a job to Cadence Design Systems:

  • Ranked as one of the Best Technology Companies in 2024
  • 4.4/5 in overall job satisfaction
  • 4.4/5 in supportive management
  • 87% say women are treated fairly and equally to men
  • 89% would recommend this company to other women
  • 87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Join our team and help build the next generation of low-power verification software for the Palladium and Protium emulation and prototyping platforms.

What you will do:

  • Improve the performance and correctness of UPF waveform generation across the Parallel Partition Compiler (PPC) and Modular Compiler (MC) flows, including Dielet UPF support.
  • Improve SAGE-based UPF debug with Verisium for better performance and usability.
  • Help develop AI-assisted, Verisium-integrated UPF debug tools that reduce time-to-root-cause for low-power design issues.
  • Work with R&D, PE and AE teams to deploy UPF solutions across key flows (AVIP, UVMA, MC, and Dielets -- each with UPF in 2- and 4-state).
  • Help consolidate and unify UPF debug across Palladium and Protium.

What we are looking for

  • BS in CS, EE, or a related field with 4+ years of experience; MS with 2+ years; PhD with 1+ year; or equivalent practical experience.
  • Working knowledge of IEEE 1801 UPF and RTL languages (Verilog, SystemVerilog, VHDL).
    equivalent), with critical evaluation of AI output.
  • Strong debugging skills - root-cause analysis from logs, waveforms, traces, testcases, and user reports.
  • Ability to read, review, and reason about C++ code and object-oriented designs.
  • Scripting experience in Perl, Tcl/Tk, and/or Python.
  • Fluency with AI-assisted coding tools (Copilot, Claude, Cursor, or equivalent), with critical evaluation of AI output.

We're doing work that matters. Help us solve what others can't.

Want more jobs like this?

Get jobs in Zhubei, Taiwan delivered to your inbox when you sign up.

Additional Information

  • Posted: Sep 3, 2026
Apply on company site
Apply on company site

Similar Jobs

  • Senior SoC Digital Design Engineer, Multimedia LabTikTokSan Jose

Suggested Searches

  • Senior Jobs
  • Cadence Design Systems Jobs
  • All Jobs

Search Additional Jobs

  • Remote-Friendly Senior Software Engineer - Low Power Verification Jobs
  • Zhubei, Taiwan Jobs
Fairygodboss

Fairygodboss

  • Community Guidelines
  • Submissions & Editorial Guidelines
  • Privacy Policy
  • Terms & Conditions
  • The Muse

Advice

  • Community
  • Articles
  • Podcasts
  • Research
  • Pregnancy Week by Week
  • Browse Discussions

Jobs

  • Browse All Jobs
  • Remote Jobs
  • Company Reviews
  • Best Companies for Women

Events

  • Events Calendar
  • Virtual Career Fairs

Employers

  • Partner with Us

© 2026 FGB Muse Group Inc.

© 2026 FGB Muse Group Inc. All rights reserved.

  • About
    • About Us
    • Community Partners
  • Careers
  • FAQs
    • Community Guidelines
    • Submissions & Editorial Guidelines
  • Privacy Policy
  • Terms & Conditions