726 jobs for "IP Engineer"

GPU Design Verification Engineer

At Apple - London

Posted on Oct 19

View job Apply on company site

Design Verification Engineer for Cellular Baseband (m/f/d)

At Apple - München

Posted on Oct 19

View job Apply on company site

PMU Analog Layout Engineer (m/f/d)

At Apple - Munich

Posted on Oct 19

View job Apply on company site

Network Engineer - WAN - 2nd Shift

At Leidos - Hampton

Posted on Oct 27

View job Apply on company site

Software Engineer II: Hardware Job Scheduler R&D

At Cadence Design Systems - Belo Horizonte

Posted on Oct 29

View job Apply on company site

Product Engineer II

At Cadence Design Systems - Bangalore

Posted on Oct 23

View job Apply on company site

UAM Everfox Tool Engineer

At Leidos - Springfield

Posted on Oct 23

View job Apply on company site

Digital Electronics Principal Verification Engineer

At Cadence Design Systems - Edinburgh

Posted on Oct 22

View job Apply on company site

F5 Load Balance Network Engineer

At Leidos - Jacksonville

Posted on Oct 22

View job Apply on company site

Site Reliability Engineer Graduate (Global SRE) - 2027 Start

At TikTok - San Jose

Posted on Aug 4

View job Apply on company site

2027 Quantitative Masters Internship Program - Investments - Global Capital Markets - San Francisco

At BlackRock - San Francisco

Posted on Sep 19

View job Apply on company site

Silicon Validation Engineer Early Career or Experienced - Power Management (m/f/d)

At Apple - Nabern

Posted on Oct 19

View job Apply on company site

PMU Analog Mixed-Signal Design Verification Engineer - Early Career (m/fd)

At Apple - Munich

Posted on Oct 19

View job Apply on company site

PMU Analog Mixed-Signal Design Verification Engineer - Experienced (m/fd)

At Apple - Munich

Posted on Oct 19

View job Apply on company site

Lead Design Engineer - SOC Design

At Cadence Design Systems - Shanghai

Posted on Oct 21

View job Apply on company site

F5 Load Balance Network Engineer

At Leidos - Norfolk

Posted on Oct 22

View job Apply on company site

Senior Creative Gameplay Engineer, Apple Arcade

At Apple - Culver City

Posted on Oct 19

View job Apply on company site

Design Verification Engineer

At Apple - Los Angeles Metro Area

Posted on Oct 19

View job Apply on company site

Lead Application Engineer

At Cadence Design Systems - Katowice

Posted on Oct 16

View job Apply on company site

Design Verification Engineer

At Apple - San Francisco Bay Area

Posted on Oct 19

View job Apply on company site

Cadence Design Systems

Lead Design Engineer - SOC Design

Shanghai, ChinaPosted 18 days ago

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Lead Design Engineer - Verification

Location: Shanghai

Job Responsibilities:

Looking for a skilled VLSI Design Verification Engineer with 3-5 years of hands-on experience to join our team supporting SOC design projects for leading customers. The ideal candidate will collaborate closely with design and verification teams to ensure comprehensive test coverage, robust verification methodology, and seamless project execution. Will play a key role in bridging communication between local teams and global stakeholders. Hands-on experience in any protocol like AMBA, PCIe, USB, MIPI or DDR/LPDDR. ARM/RISC-V Processor integration experience preferred.

Develop and execute verification plans for SOC and IP blocks, ensuring design intent and testability.
Perform RTL verification using industry-standard methodologies (e.g., UVM, SystemVerilog).
Collaborate with design engineers to address complex debug issues and optimize verification strategies.
Work closely with customer and internal engineering teams to deliver high-quality support and service.
Participate in coverage analysis, regression testing, and closure of verification goals.
Contribute to the development and enhancement of verification environments and reusable testbenches.

Requirements:

Bachelor's or Master's degree in Electrical/Computer Engineering or related field with 3-5 years of experience in VLSI/SOC design verification.
Strong expertise in System Verilog, UVM, and Verification tools.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile