78 jobs for "Lead Design Engineer - SOC Design"

Timing Design Engineer

At Apple - San Diego

Posted on Oct 14

View job Apply on company site

Timing Design Engineer

At Apple - Beaverton

Posted on Oct 8

View job Apply on company site

Lead Design Engineer - Verification

At Cadence Design Systems - Shanghai

Posted on Jul 23

View job Apply on company site

Timing Design Engineer

At Apple - Waltham

Posted on Oct 8

View job Apply on company site

Lead Product Engineer: SoC Verification

At Cadence Design Systems - Belo Horizonte

Posted on Jul 23

View job Apply on company site

IC Package Design Engineer

At Apple - Austin Metro Area

Posted on Oct 15

View job Apply on company site

IC Package Design Engineer

At Apple - Austin Metro Area

Posted on Oct 15

View job Apply on company site

IC Package Design Engineer

At Apple - Austin Metro Area

Posted on Oct 15

View job Apply on company site

IC Package Design Engineer

At Apple - Austin Metro Area

Posted on Oct 15

View job Apply on company site

IC Package Design Engineer

At Apple - Austin Metro Area

Posted on Oct 15

View job Apply on company site

Timing Design Engineer

At Apple - Cupertino

Posted on Oct 14

View job Apply on company site

Timing Design Engineer

At Apple - Austin

Posted on Oct 8

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - San Jose

Posted on Oct 9

View job Apply on company site

Lead Response Technology and Automation Security Engineer

At Mastercard - Pune

Posted on Sep 2

View job Apply on company site

Lead AI Security Engineer

At Appian - McLean

Posted on Sep 15

View job Apply on company site

Product Engineer - Custom Silicon Management

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Sr Principal Application Engineer

At Cadence Design Systems - San Jose

Posted on Nov 6

View job Apply on company site

Cellular ASIC Design Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

Lead Product Engineer

At Cadence Design Systems - Shanghai

Posted on Oct 26

View job Apply on company site

SerDes System Validation Engineer

At Apple - Cupertino

Posted on Oct 16

View job Apply on company site

Apple

Timing Design Engineer

Beaverton, ORPosted Oct 8, 2026

Apply on company site View full job

Why you should apply for a job to Apple:

Ranked as one of the Best Technology Companies in 2020
3.7/5 in overall job satisfaction
3.1/5 in supportive management
66% say women are treated fairly and equally to men
65% would recommend this company to other women
66% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other's ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It's the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you'll do more than join something - you'll add something.

Description

As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.

Preferred Qualifications

Proven knowledge of the ASIC design timing closure flow and methodology.

2+ years of experience in writing ASIC timing constraints and timing closure.

Expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues.

Hands on experience in timing/SDC constraints generation and management.

Proficient in scripting languages (Tcl and Perl).

Familiarity with synthesis, DFT and backend related methodology and tools.

Strong communication skills are a pre-requisite - you will be collaborating with many diverse groups at Apple.

The ideal candidate will be a self-starter and highly motivated to be successful at Apple.

Minimum Qualifications

Bachelors of Science in Electrical Engineering.

About Apple

Working at Apple means doing more than you ever thought possible and having more impact than you ever imagined.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile