180 jobs for "Emulation Verification Engineer"

CAD Engineer - Design Verification Methodology

At Apple - Austin Metro Area

Posted on Oct 17

View job Apply on company site

Lead Verification Engineer

At Cadence Design Systems - Noida

Posted on Sep 23

View job Apply on company site

CPU Verification Engineer

At Apple - Herzliya

Posted on Oct 6

View job Apply on company site

SoC Digital Verification Engineer, Multimedia Lab

At TikTok - San Jose

Posted on Apr 2

View job Apply on company site

Senior Software Engineer - Low Power Verification

At Cadence Design Systems - Zhubei

Posted on Sep 3

View job Apply on company site

Emulation Engineer

At Apple - London

Posted on May 28

View job Apply on company site

Senior SoC Digital Verification Engineer, Multimedia Lab

At TikTok - San Jose

Posted on Apr 2

View job Apply on company site

Senior Principal Software Engineer - Accelerated Verification IP

At Cadence Design Systems - San Jose

Posted on Aug 9

View job Apply on company site

CAD Engineer - Design Verification Methodology

At Apple - Austin Metro Area

Posted on Oct 17

View job Apply on company site

CAD Engineer - Design Verification Methodology

At Apple - Austin Metro Area

Posted on Oct 17

View job Apply on company site

CAD Engineer - Design Verification Methodology

At Apple - Austin Metro Area

Posted on Oct 17

View job Apply on company site

CPU Verification Engineer

At Apple - Herzliya

Posted on Oct 6

View job Apply on company site

CST Application Engineer Intern - Physical Systems

At Cadence Design Systems - San Jose

Posted on Nov 3

View job Apply on company site

SoC FE Implementation Engineer

At Apple - Cupertino

Posted on Oct 19

View job Apply on company site

CST Intern - Data Center GTM Intern

At Cadence Design Systems - San Jose

Posted on Nov 2

View job Apply on company site

Verification Platform Engineer, Platform Architecture

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Digital Design Engineer Lead - Custom Silicon Management

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Software Engineer II: Hardware Job Scheduler R&D

At Cadence Design Systems - Belo Horizonte

Posted on Oct 29

View job Apply on company site

Associate Talent Acquisition Partner

At Cadence Design Systems - Bangalore

Posted on Oct 29

View job Apply on company site

Design Verification Lead

At Apple - Austin

Posted on Oct 17

View job Apply on company site

Cadence Design Systems

Senior Software Engineer - Low Power Verification

Zhubei, TaiwanPosted Sep 3, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Join our team and help build the next generation of low-power verification software for the Palladium and Protium emulation and prototyping platforms.

What you will do:

Improve the performance and correctness of UPF waveform generation across the Parallel Partition Compiler (PPC) and Modular Compiler (MC) flows, including Dielet UPF support.
Improve SAGE-based UPF debug with Verisium for better performance and usability.
Help develop AI-assisted, Verisium-integrated UPF debug tools that reduce time-to-root-cause for low-power design issues.
Work with R&D, PE and AE teams to deploy UPF solutions across key flows (AVIP, UVMA, MC, and Dielets -- each with UPF in 2- and 4-state).
Help consolidate and unify UPF debug across Palladium and Protium.

What we are looking for

BS in CS, EE, or a related field with 4+ years of experience; MS with 2+ years; PhD with 1+ year; or equivalent practical experience.
Working knowledge of IEEE 1801 UPF and RTL languages (Verilog, SystemVerilog, VHDL).
equivalent), with critical evaluation of AI output.
Strong debugging skills - root-cause analysis from logs, waveforms, traces, testcases, and user reports.
Ability to read, review, and reason about C++ code and object-oriented designs.
Scripting experience in Perl, Tcl/Tk, and/or Python.
Fluency with AI-assisted coding tools (Copilot, Claude, Cursor, or equivalent), with critical evaluation of AI output.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile