730 jobs for "Automation Quality Engineer"

Lead Design Engineer

At Cadence Design Systems - Pune

Posted on Feb 19

View job Apply on company site

Information Security Engineer Intern

At Appian - McLean

Posted on Sep 3

View job Apply on company site

Lead Resiliency Engineer

At DTCC - Coppell

Posted on Jul 21

View job Apply on company site

Data Engineering Software Developer

At Leidos - Washington

Posted on Sep 24

View job Apply on company site

AI Data Quality Enforcement Expert - Graduate (TikTok AI Data Service and Operations) - 2027 Start

At TikTok - Bangkok

Posted on Sep 8

View job Apply on company site

AI Data Quality Enforcement Expert - Graduate (TikTok AI Data Service and Operations) - 2027 Start

At TikTok - Kuala Lumpur

Posted on Sep 8

View job Apply on company site

AI Data Quality Enforcement Expert - Graduate (TikTok AI Data Service and Operations) - 2027 Start

At TikTok - Jakarta Selatan

Posted on Sep 8

View job Apply on company site

AI Data Quality Enforcement Expert - Graduate (TikTok AI Data Service and Operations) - 2027 Start

At TikTok - Ho Chi Minh City

Posted on Sep 8

View job Apply on company site

Data Engineering Project Intern (Ads Targeting) - 2027 Start

At TikTok - San Jose

Posted on Aug 5

View job Apply on company site

Performance Test Engineering Associate

At DTCC - Hyderabad · Chennai

Posted on Oct 23

View job Apply on company site

Cadence Design Systems

Lead Design Engineer

Pune, IndiaPosted Feb 19, 2025

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Responsibilities:

Digital design implementation of state-of-the-art Cadence IPs using Cadence EDA tools - Genus, Innovus, Tempus, Voltus and other backend tools

PPA characterization and optimization of these performance-oriented and power-oriented best-in-class IP cores for advanced process nodes, such as 7nm/5nm/3nm/2nm

Development, automation and maintenance of EDA flows and scripts for physical implementation

Manage regression infrastructure that tracks quality of the RTL/flow development as well as the PPA of the key designs

Participate in benchmarking PPAs for customer engagements

Required skills -

Educational Qualification: MS/MTech/BE/ BTech in Electronics from reputed institutes

3+ years of relevant experience in ASIC design environment

Should have knowledge of complete ASIC Design Flow, including Synthesis, Physical Designing , Timing Analysis, Power Analysis and Formal Verification

Experience with Cadence digital design tools will be an added advantage

Hands on scripting languages like Python, Perl, TCL, Unix shell etc

Strong understanding of digital logic design, processor design, and computer architecture is desirable

Should have excellent communication, analytical and problem solving skills

Should be self-motivated and good team player

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile