219 jobs for "SoC Physical Design Engineer"

DFT Engineer (M, F, D)

At Apple - Munich

Posted on Oct 17

View job Apply on company site

CPU Physical Electrical Analysis Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

SoC Power Analysis and Optimization Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

Lead Product Validation Engineer

At Cadence Design Systems - Noida

Posted on Sep 23

View job Apply on company site

Lead Product Engineer - Genus & Innovus

At Cadence Design Systems - Shanghai

Posted on Jul 23

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Austin

Posted on Sep 8

View job Apply on company site

CPU Physical Electrical Analysis Engineer

At Apple - Beaverton

Posted on Oct 17

View job Apply on company site

Gate-level SigEM/SEB/FIT CAD Engineer

At Apple - Austin Metro Area

Posted on Oct 17

View job Apply on company site

CAD Engineer - PDV

At Apple - Haifa

Posted on Oct 16

View job Apply on company site

SOC Thermal Engineer

At Apple - Austin Metro Area

Posted on Oct 15

View job Apply on company site

DFT Engineer (M, F, D)

At Apple - München

Posted on Oct 12

View job Apply on company site

Senior System Security Software Engineer, Platform Attestation

At Apple - Seattle

Posted on Oct 12

View job Apply on company site

Product Design Engineering Program Manager - Apple Vision Pro

At Apple - San Jose

Posted on Oct 11

View job Apply on company site

ASIC Design Engineer - Cache Controller

At Apple - Santa Clara

Posted on Oct 10

View job Apply on company site

AI Methodology Design/CAD Engineer

At Apple - Austin

Posted on Oct 3

View job Apply on company site

SoC DFT Engineer

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Hyderabad

Posted on Aug 9

View job Apply on company site

Wireless Control Systems Engineer

At Apple - San Diego

Posted on Oct 19

View job Apply on company site

Gate-level SigEM/SEB/FIT CAD Engineer

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Graphics FE Integration Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

Cadence Design Systems

Lead Design Engineer

Hyderabad, IndiaPosted Aug 9, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Development, automation and maintenance of EDA flows and scripts for physical implementation
Develop TFM to optimize PPA for IP's and Soft Controllers
PPA characterization and optimization of flow for performance-oriented and power-oriented best-in-class IP cores in advanced process nodes, on TSMC, Intel, Samsung and Rapidus Foundries
Manage regression infrastructure that tracks quality of the RTL/flow development as well as the PPA of the key designs.
Digital design implementation using Cadence EDA tools - Genus, Innovus, Conformal, Litmus, Tempus, Voltus, Certus, Pegasus and other backend tools
Candidate will be working on automation of Full chip floorplanning using latest AI tools. Involving in active AI agent based partition for Full Chip Floorplanning.
Required skills -
Educational Qualification: MS/MTech/BE/ BTech in Electronics from reputed institutes with 5 + years' experience
Physical design experience in ASIC design environment
Should have knowledge of complete ASIC Design Flow, including Synthesis, Physical Designing , Timing Analysis, Power Analysis and Formal Verification
Should have excellent leadership, communication, analytical and problem solving skills.
Expertise on High frequency design methodologies for complete ASIC backend flows.
Candidate with experience in Full Chip (SoC level) floorplanning, pin assignment, global clock distribution across all subsystems is a plus point.
Good communication skills, strong analytical problem solving skills and willingness to learn quickly.
Solid scripting skills including Python and Tcl.
Should be self-motivated and good team player.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile