203 jobs for "Lead Design Engineer - Verification"

Lead Design Engineer

At Cadence Design Systems - Austin

Posted on Oct 1

View job Apply on company site

Digital Design Engineer Lead - Custom Silicon Management

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Graphics Design Verification Engineer

At Apple - Austin

Posted on Oct 12

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Hyderabad

Posted on Aug 9

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Bangalore

Posted on Jul 23

View job Apply on company site

CPU Design Verification Engineer

At Apple - Santa Clara

Posted on Oct 12

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Pune

Posted on Jul 23

View job Apply on company site

Graphics (GPU) Design Verification Engineer

At Apple - Austin

Posted on Oct 12

View job Apply on company site

Digital Design Engineer Lead - Custom Silicon Management

At Apple - Austin

Posted on Oct 11

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Beijing

Posted on Jul 23

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Bangalore

Posted on Jul 20

View job Apply on company site

SoC Physical Design Verification Engineer

At Apple - Austin

Posted on Oct 8

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Bangalore

Posted on Jul 12

View job Apply on company site

SoC Physical Design Verification Engineer

At Apple - Austin

Posted on Oct 8

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Pune

Posted on Jun 18

View job Apply on company site

SoC Physical Design Verification Engineer

At Apple - Beaverton

Posted on Oct 8

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Pune

Posted on Feb 4

View job Apply on company site

SoC Physical Design Verification Engineer

At Apple - Austin

Posted on Oct 8

View job Apply on company site

SoC Physical Design Verification Engineer

At Apple - Austin

Posted on Oct 8

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Bangalore

Posted on Oct 10

View job Apply on company site

Cadence Design Systems

Lead Design Engineer

AustinPosted Oct 1, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Core Responsibilities

Strategy and Architecture

Verification Planning: Define the overall verification strategy, including the choice of methodology (typically UVM/SystemVerilog), tools, and infrastructure.

Testbench Architecture: Design scalable, reusable, and robust verification environments. This includes developing Bus Functional Models (BFMs), monitors, scoreboards, and checkers.

Feature Extraction: Analyze architectural specifications to identify critical features and corner cases that require rigorous testing.

Execution and Technical Leadership

Development: Write complex test cases and sequences to achieve high functional coverage.

Debug: Lead the root-cause analysis of complex design bugs, collaborating closely with design engineers to implement fixes.

Constraint Random Testing: Implement constrained-random stimulus generation to explore the design space beyond directed tests.

Formal Verification: Utilize formal tools to prove specific properties or find deep-seated bugs that simulation might miss.

Metric Management

Coverage Analysis: Monitor and analyze functional and code coverage metrics.

Gate-Level Simulation (GLS): Oversee simulations on the synthesized netlist to verify timing and reset behavior.

Sign-off: Define the "definition of done" and provide final technical approval for the verification phase.

Soft Skills and Leadership

Mentorship: Guiding junior engineers on coding standards and debugging techniques.

Cross-functional Collaboration: Acting as the primary technical point of contact between the design, architecture, and emulation teams.

Project Management: Managing timelines, identifying risks in the verification schedule, and prioritizing tasks to meet project deadlines.

Required Qualifications

B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field

4-7 years of hands-on DV experience in semiconductor/ASIC/SoC companies

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile