Lead Hardware Engineer - DFT IP R&D
Sep 16, 2026 Noida, India
About us
Cadence is a pivotal leader in computational software.
- Size: 10,000+ employees
- Industry: Technology: Manufacturing
Why you should apply for a job to Cadence Design Systems:
Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity
Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Position: Lead Hardware Engineer - DFT IP R&D
Location: Noida
Experience: 4-6 Years
Job Description
Cadence Design Systems is looking for a highly motivated software and hardware engineer to work as a member of the R&D staff on Cadence's MODUS DFT software solution. MODUS is a complete product that encompasses Design for Test Solution for Achieving High Coverage, Reduced Test Time, and Superior PPA. The product breadth means we are looking for skilled and motivated candidates with backgrounds in RTL design, DFT architecture, computer architecture, verification, RTL compilation, placement, static timing analysis, power analysis, routing, extraction, and optimization. You will be part of a team responsible for creating the innovative technologies required for technology leadership in the DFT space. This position will encourage building of a solid foundation in logic circuits and gentle entry into larger DFT IP tool development. Development responsibilities include designing, developing, troubleshooting, debugging and supporting the MODUS software product.
Job Responsibilities:
You will play a key role in developing cutting-edge design-for-testability (DFT) tools, contributing to improved usability and quality through feature enhancement and rigorous verification. The role's day to day responsibilities cover:
Designing and verifying Verilog/SystemVerilog/UVM RTL and test benches for DFT IP features, including new DFT IPs, full scan, compressed/uncompressed scan, memory BIST, JTAG, IEEE 1500, and boundary scan at block and SoC levels.
Providing R&D support to application and product engineers, including problem analysis, debugging, and the development of new features to optimize synthesis results for timing, area, and power.
There is a significant research element to the work that Cadence does that is truly innovative; we don't know what the answers are when we start out!
Mentoring and support will be provided to the successful candidate to both enable contribution to the large EDA problem domain and to develop their problem-solving skills into professional engineering skills.
Job Qualifications:
Position Qualifications:
We're doing work that matters. Help us solve what others can't.
Position: Lead Hardware Engineer - DFT IP R&D
Location: Noida
Experience: 4-6 Years
Job Description
Cadence Design Systems is looking for a highly motivated software and hardware engineer to work as a member of the R&D staff on Cadence's MODUS DFT software solution. MODUS is a complete product that encompasses Design for Test Solution for Achieving High Coverage, Reduced Test Time, and Superior PPA. The product breadth means we are looking for skilled and motivated candidates with backgrounds in RTL design, DFT architecture, computer architecture, verification, RTL compilation, placement, static timing analysis, power analysis, routing, extraction, and optimization. You will be part of a team responsible for creating the innovative technologies required for technology leadership in the DFT space. This position will encourage building of a solid foundation in logic circuits and gentle entry into larger DFT IP tool development. Development responsibilities include designing, developing, troubleshooting, debugging and supporting the MODUS software product.
Job Responsibilities:
You will play a key role in developing cutting-edge design-for-testability (DFT) tools, contributing to improved usability and quality through feature enhancement and rigorous verification. The role's day to day responsibilities cover:
Designing and verifying Verilog/SystemVerilog/UVM RTL and test benches for DFT IP features, including new DFT IPs, full scan, compressed/uncompressed scan, memory BIST, JTAG, IEEE 1500, and boundary scan at block and SoC levels.
Providing R&D support to application and product engineers, including problem analysis, debugging, and the development of new features to optimize synthesis results for timing, area, and power.
There is a significant research element to the work that Cadence does that is truly innovative; we don't know what the answers are when we start out!
Mentoring and support will be provided to the successful candidate to both enable contribution to the large EDA problem domain and to develop their problem-solving skills into professional engineering skills.
Job Qualifications:
- Proficient in RTL design using Verilog and SystemVerilog.
- In-depth knowledge of front-end EDA tools (Verilog/SV simulators, linters, CDC checkers).
- Experience with SystemVerilog assertions, checkers, and advanced verification techniques.
- Knowledge of scripting languages, particularly Perl or Python is highly desirable.
- Knowledge of DFT methodologies is a plus.
- Strong foundational knowledge of data structures and algorithms.
- Familiarity with synthesis, static timing analysis (STA).
- Excellent written and verbal communication and presentation skills.
- Experience and understanding of EDA tool development concepts is a plus.
Position Qualifications:
- M.Tech, M.E, B.Tech, B.E. in EE/ECE/CS or Equivalent
- Good understanding of Digital Electronics.
- Prior knowledge of Verilog/System Verilog and EDA tools required.
We're doing work that matters. Help us solve what others can't.
Additional Information
- Posted: Sep 16, 2026