718 jobs for "System Integration Lead"

Integration Engineer 4 (SQL Server DBA)

At Capital One - Riverwoods · Chicago

Posted on Oct 31

View job Apply on company site

Integration Engineer 4 (Oracle DBA) (RAC, DataGuard, GoldenGate) (Cloud Operations Resilience Engineering)

At Capital One - Chicago · Riverwoods

Posted on Oct 30

View job Apply on company site

Lead Design Engineer - SOC Design

At Cadence Design Systems - Shanghai

Posted on Oct 21

View job Apply on company site

Lead Software Engineer — Connectivity

At Mastercard - Warszawa

Posted on Oct 21

View job Apply on company site

Lead Software Engineer — Connectivity

At Mastercard - Warszawa

Posted on Oct 21

View job Apply on company site

Lead Software Engineer — Connectivity

At Mastercard - Warsaw

Posted on Oct 21

View job Apply on company site

Lead Software Engineer — Connectivity

At Mastercard - Jazgarzewszczyzna

Posted on Oct 21

View job Apply on company site

Lead Software Engineer — Connectivity

At Mastercard - Warszawa

Posted on Oct 21

View job Apply on company site

Lead Software Engineer — Connectivity

At Mastercard - Warszawa

Posted on Oct 21

View job Apply on company site

Lead Software Engineer — Connectivity

At Mastercard - Cisie

Posted on Oct 21

View job Apply on company site

Deputy Information Technology Lead -TS/SCI Polygraph

At Leidos - Annapolis Junction

Posted on Oct 21

View job Apply on company site

Product Design Engineering Lead - Beats

At Apple - Cupertino

Posted on Oct 17

View job Apply on company site

Product Design Engineering Lead - Beats

At Apple - Cupertino

Posted on Oct 17

View job Apply on company site

Lead Design Engineer (CAE Cross-Domain)

At Cadence Design Systems - Remote / Flexible

Posted on Oct 16

View job Apply on company site

Lead Machine Learning Engineer, Human Sensing

At Apple - Seattle

Posted on Oct 7

View job Apply on company site

Software Engineer in Test - System Experience, T3E

At Apple - San Diego

Posted on Oct 6

View job Apply on company site

Software Engineer in Test - System Experience, T3E

At Apple - San Diego

Posted on Oct 6

View job Apply on company site

Product & Process Solutions Program Management Lead (Account, Interaction & Search Safety), Trust & Safety

At TikTok

Posted on Sep 28

View job Apply on company site

Lead Substation Protection and Control Engineer

At Leidos - Remote / Flexible

Posted on Sep 26

View job Apply on company site

Lead Substation Protection and Control Engineer

At Leidos - Framingham

Posted on Sep 26

View job Apply on company site

Cadence Design Systems

Lead Design Engineer - SOC Design

Shanghai, ChinaPosted 18 days ago

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Lead Design Engineer - Verification

Location: Shanghai

Job Responsibilities:

Looking for a skilled VLSI Design Verification Engineer with 3-5 years of hands-on experience to join our team supporting SOC design projects for leading customers. The ideal candidate will collaborate closely with design and verification teams to ensure comprehensive test coverage, robust verification methodology, and seamless project execution. Will play a key role in bridging communication between local teams and global stakeholders. Hands-on experience in any protocol like AMBA, PCIe, USB, MIPI or DDR/LPDDR. ARM/RISC-V Processor integration experience preferred.

Develop and execute verification plans for SOC and IP blocks, ensuring design intent and testability.
Perform RTL verification using industry-standard methodologies (e.g., UVM, SystemVerilog).
Collaborate with design engineers to address complex debug issues and optimize verification strategies.
Work closely with customer and internal engineering teams to deliver high-quality support and service.
Participate in coverage analysis, regression testing, and closure of verification goals.
Contribute to the development and enhancement of verification environments and reusable testbenches.

Requirements:

Bachelor's or Master's degree in Electrical/Computer Engineering or related field with 3-5 years of experience in VLSI/SOC design verification.
Strong expertise in System Verilog, UVM, and Verification tools.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile