368 jobs for "Code Development & Testing Engineer"

Sr. Software Engineer - ANH

At Cargill - Wayzata

Posted on Oct 9

View job Apply on company site

Sr. Software Engineer - Food

At Cargill - Heredia · Provincia de Heredia

Posted on Oct 9

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Austin

Posted on Oct 1

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Austin

Posted on Oct 1

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Bangalore

Posted on Jul 12

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Bangalore

Posted on Jun 23

View job Apply on company site

Python Engineer and Developer - Assistant Vice President

At iCapital - Stamford

Posted on Nov 3

View job Apply on company site

Python Engineer and Developer - Assistant Vice President

At iCapital - Stamford

Posted on Nov 2

View job Apply on company site

Principal Data Scientist

At Aristocrat - London

Posted on Oct 9

View job Apply on company site

Senior Application Security Engineer - Vice President

At iCapital - Lisbon

Posted on Aug 25

View job Apply on company site

Senior Application Security Engineer - Vice President

At iCapital - Lisbon

Posted on Aug 24

View job Apply on company site

Python Engineer and Developer - Associate

At iCapital - Stamford

Posted on Aug 22

View job Apply on company site

Python Engineer and Developer - Associate

At iCapital - Stamford

Posted on Aug 21

View job Apply on company site

Software Engineer II

At Chewy - Minneapolis

Posted on Nov 2

View job Apply on company site

Sr. Java Developer

At Leidos - Bethesda

Posted on Oct 28

View job Apply on company site

Software Engineering Intern - AI Tools for Hardware Engineering

At Apple

Posted on Oct 17

View job Apply on company site

Mac Hardware System Design Engineer Intern (AI Tools for Hardware Engineering)

At Apple

Posted on Oct 15

View job Apply on company site

Mac Hardware System Design Engineer Intern (AI Tools for Hardware Engineering)

At Apple

Posted on Oct 9

View job Apply on company site

Software Engineer II, ITC

At Nike

Posted on Aug 4

View job Apply on company site

Artificial Intelligence (AI) Engineer (SWE-2)

At Leidos - Linthicum Heights

Posted on Jul 25

View job Apply on company site

Cadence Design Systems

Principal Design Engineer

Bangalore, IndiaPosted Jun 23, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field
7-10 years of hands-on DV experience in semiconductor/ASIC/SoC companies
Deep expertise in SystemVerilog and UVM (Universal Verification Methodology)
Strong understanding of digital design fundamentals - RTL, timing, clocking, resets
Experience with industry-standard simulators: Xcelium, VCS, Questa
Proficiency in coverage-driven verification - functional, code, and toggle coverage
Hands-on experience with formal verification tools and flows
Experience with bus protocols such as AXI, AHB, APB, PCIe, DDR, or similar
Strong debug skills - waveform analysis (Verisium, SimVision)
Familiarity with low-power verification (UPF/CPF) and gls/power-aware gls simulation

Core Responsibilities

Strategy and Architecture
Verification Planning: Define the overall verification strategy, including the choice of methodology (typically UVM/SystemVerilog), tools, and infrastructure.

Testbench Architecture: Design scalable, reusable, and robust verification environments. This includes developing Bus Functional Models (BFMs), monitors, scoreboards, and checkers.

Feature Extraction: Analyze architectural specifications to identify critical features and corner cases that require rigorous testing.

Execution and Technical Leadership
Customer Interaction: Technically lead DV execution of small to mid-sized customer ASIC projects. Handle customer interactions. Convert high level customer requirements into DV execution plan.

Development: Write complex test cases and sequences to achieve high functional coverage.

Debug: Lead the root-cause analysis of complex design bugs, collaborating closely with design engineers to implement fixes.

Constraint Random Testing: Implement constrained-random stimulus generation to explore the design space beyond directed tests.

Formal Verification: Utilize formal tools to prove specific properties or find deep-seated bugs that simulation might miss.

Metric Management
Coverage Analysis: Monitor and analyze functional and code coverage metrics.

Gate-Level Simulation (GLS): Oversee simulations on the synthesized netlist to verify timing and reset behavior.

Sign-off: Define the "definition of done" and provide final technical approval for the verification phase.

Soft Skills and Leadership
Mentorship: Guiding junior engineers on coding standards and debugging techniques.

Cross-functional Collaboration: Acting as the primary technical point of contact between the design, architecture, and emulation teams.

Project Management: Managing timelines, identifying risks in the verification schedule, and prioritizing tasks to meet project deadlines.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile