1,909 jobs for "Software Intern"

DFT Design Engineer

At Cadence Design Systems - Austin

Posted on Jun 21

View job Apply on company site

Lead Application Engineer

At Cadence Design Systems - Cork

Posted on Jun 19

View job Apply on company site

Multi-modal Machine Learning Engineer (all levels) - Trust and Safety

At TikTok - San Jose

Posted on Jun 19

View job Apply on company site

Technical Writer TS/SCI Polygraph

At Leidos - Annapolis Junction

Posted on Jun 17

View job Apply on company site

Senior Infrastructure Automation Architect

At Leidos - Chantilly

Posted on Jun 4

View job Apply on company site

Director, Data Scientist

At Capital One - McLean · New York

Posted on Jun 4

View job Apply on company site

Algorithm Engineer - Audio Understanding

At TikTok

Posted on Jun 3

View job Apply on company site

Strategy and Operations Manager - Ads Measurement

At TikTok - San Jose

Posted on Jun 2

View job Apply on company site

Network Engineer

At Leidos - Stuttgart-Vaihingen

Posted on May 29

View job Apply on company site

Senior Site Reliability Engineer - Apple Information Security

At Apple

Posted on May 28

View job Apply on company site

Emulation Engineer

At Apple - London

Posted on May 28

View job Apply on company site

Lead Solutions Engineer, METAP

At TikTok - Dubai

Posted on May 15

View job Apply on company site

Field Service Engineer

At Leidos - New Delhi

Posted on May 9

View job Apply on company site

DevOps Engineers - Poly required

At Leidos - Annapolis Junction

Posted on May 2

View job Apply on company site

Systems Network Administrator I/Service Desk Support

At Leidos - Laurel

Posted on Apr 28

View job Apply on company site

SkillBridge Military Transition Program - Staff Security Engineer (Security Platforms & Automation) - Hybrid

At Equinix - Remote / Flexible

Posted on Apr 23

View job Apply on company site

Applied Scientist - Business Integrity - Global Frontier Tech Recruitment Program - 2027 Start (PhD)

At TikTok

Posted on Apr 16

View job Apply on company site

SRE Tech Lead - Cloud Infrastructure

At TikTok - Dublin

Posted on Apr 14

View job Apply on company site

TikTok Shop - GTL Logistics - Project Engineer- Indonesia

At TikTok - Jakarta

Posted on Apr 6

View job Apply on company site

Analog/Mixed-Signal IC Design Co-Op/Intern (Summer 2026) / Stage/Co-Op en Conception de CI Analogiques/Signal Mixte (Été 2026)

At Cadence Design Systems - Montreal

Posted on Mar 31

View job Apply on company site

Cadence Design Systems

DFT Design Engineer

AustinPosted Jun 21, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

US citizenship Required

We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain insertion, compression scan technologies, memory built-in self-test (MBIST) and automatic test pattern generation (ATPG) is required for this position. Should follow systematic quality metrics driven ATPG pattern generation. It is highly desirable for candidate to possess hands-on knowledge of synthesis, verification and debugging Verilog testbenches.

Requirements;

Prior 2-10 years of professional experience in SoC/ASIC Digital Design with focus on Design for Test (DFT)
Should possess intimate knowledge of DFT insertion flows
Basic scan chain insertion using synthesis or other software tools
Experience in compression scan insertion, LBIST and other scan technologies
Intimate knowledge of memory build-in self-test (MBIST)
Expertise in Automatic Test Pattern Generation (ATPG) to achieve design test coverage goals
Debug and Analysis of failures to improve fault coverage
Verification of ATPG testbenches and debugging root cause of simulation mis-compares
Working knowledge of JTAG 1149.1/6, IEEE1500 and IEEE1687
Knowledge of timing analysis and equivalency checks would be added bonus
US citizenship Required
Ability to work in collaborative team environment
Prior experience with Cadence tools and flows is highly desirable
Should be able to finish DFT tasks independently
Strong problem-solving skills. Exhibit discipline, thoroughness, and methodical approach in solving problems
Ability to work with stakeholders across cross-functional teams - Architecture, Design, Internal and External Customers
Self-driven and committed individual who can work in a fast-paced project environment

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile