1,090 jobs for "Test Design Lead"

GUI Software Lead (SwiftUI)

At Apple - Cupertino

Posted on Oct 9

View job Apply on company site

Software Development Engineer in Test - Apps, Identity Management Services

At Apple

Posted on Oct 4

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Austin

Posted on Oct 1

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Austin

Posted on Oct 1

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Austin

Posted on Oct 1

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Bangalore

Posted on Jul 12

View job Apply on company site

Principal Design Engineer

At Cadence Design Systems - Bangalore

Posted on Jun 23

View job Apply on company site

Senior Consultant Process Owner Billing Data Exchange

At The Hartford - Hartford

Posted on Nov 7

View job Apply on company site

Manager, Operational Resilience Scenario Testing

At TD Bank - Toronto

Posted on Nov 6

View job Apply on company site

Full Stack Engineer, Graphics, Games, and ML

At Apple - Cupertino

Posted on Oct 19

View job Apply on company site

Wireless Silicon Validation Engineer

At Apple - Waltham

Posted on Oct 19

View job Apply on company site

Systems Integration Engineer

At Leidos - Gaithersburg

Posted on Sep 18

View job Apply on company site

Global Data Center Infrastructure Technical Expert

At TikTok

Posted on Aug 21

View job Apply on company site

Global Data Center Infrastructure Technical Expert

At TikTok - Hamar

Posted on Aug 21

View job Apply on company site

Global Data Center Infrastructure Technical Expert

At TikTok - Dublin

Posted on Aug 21

View job Apply on company site

Global Data Center Infrastructure Technical Expert

At TikTok - London

Posted on Aug 20

View job Apply on company site

Product Solutions and Operations Intern (Commerce Ads) - 2027 Summer

At TikTok - San Jose

Posted on Aug 14

View job Apply on company site

Product Manager Intern (Signal and Identity Product) - 2027 Summer

At TikTok - San Jose

Posted on Aug 12

View job Apply on company site

Manufacturing AI Application Engineer

At Apple

Posted on Aug 11

View job Apply on company site

Finance Process Lead - Centralized Testing Team (FIS)

At Apple

Posted on Oct 17

View job Apply on company site

Cadence Design Systems

Lead Design Engineer

AustinPosted Oct 1, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Core Responsibilities

Strategy and Architecture

Verification Planning: Define the overall verification strategy, including the choice of methodology (typically UVM/SystemVerilog), tools, and infrastructure.

Testbench Architecture: Design scalable, reusable, and robust verification environments. This includes developing Bus Functional Models (BFMs), monitors, scoreboards, and checkers.

Feature Extraction: Analyze architectural specifications to identify critical features and corner cases that require rigorous testing.

Execution and Technical Leadership

Development: Write complex test cases and sequences to achieve high functional coverage.

Debug: Lead the root-cause analysis of complex design bugs, collaborating closely with design engineers to implement fixes.

Constraint Random Testing: Implement constrained-random stimulus generation to explore the design space beyond directed tests.

Formal Verification: Utilize formal tools to prove specific properties or find deep-seated bugs that simulation might miss.

Metric Management

Coverage Analysis: Monitor and analyze functional and code coverage metrics.

Gate-Level Simulation (GLS): Oversee simulations on the synthesized netlist to verify timing and reset behavior.

Sign-off: Define the "definition of done" and provide final technical approval for the verification phase.

Soft Skills and Leadership

Mentorship: Guiding junior engineers on coding standards and debugging techniques.

Cross-functional Collaboration: Acting as the primary technical point of contact between the design, architecture, and emulation teams.

Project Management: Managing timelines, identifying risks in the verification schedule, and prioritizing tasks to meet project deadlines.

Required Qualifications

B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field

4-7 years of hands-on DV experience in semiconductor/ASIC/SoC companies

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile