391 jobs for "Integration Engineer 4"

STA engineer

At Apple - Haifa

Posted on Oct 6

View job Apply on company site

STA engineer

At Apple - Haifa

Posted on Oct 6

View job Apply on company site

Lead Configuration Management Engineer

At Cadence Design Systems - Burlington

Posted on Aug 9

View job Apply on company site

Systems Engineer

At Leidos - Springfield

Posted on Aug 5

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Pune

Posted on Jul 23

View job Apply on company site

Software Engineer

At Leidos - Columbia

Posted on Jul 23

View job Apply on company site

Principal Application Engineer

At Cadence Design Systems - Pune

Posted on Mar 14

View job Apply on company site

Senior Machine Learning Engineer - TikTok Short Video Content Understanding/Multimodal Recommendation

At TikTok - San Jose

Posted on Sep 24

View job Apply on company site

Machine Learning Engineer - TikTok Short Video Content Understanding/Multimodal Recommendation

At TikTok - San Jose

Posted on Aug 6

View job Apply on company site

DevSecOps Senior Managing Engineer (US)

At TD Bank - Mount Laurel

Posted on Nov 3

View job Apply on company site

Junior Software Engineer (SWE-1)

At Leidos - Fort Meade

Posted on Jun 15

View job Apply on company site

Apple

STA engineer

Haifa, IsraelPosted Oct 6, 2026

Apply on company site View full job

Why you should apply for a job to Apple:

Ranked as one of the Best Technology Companies in 2020
3.7/5 in overall job satisfaction
3.1/5 in supportive management
66% say women are treated fairly and equally to men
65% would recommend this company to other women
66% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

We are looking for talented engineers to join our STA team. In this role, you will be working closely with multiple integration teams, like DFT, Top Level PNR, PHY designers and PNR teams.

Description
You will be responsible for:
Develop/support automated block and full chip level signoff flows
Full Chip Timing/Noise convergence and full signoff for high quality TO
Enable hierarchical Timing flows
Power optimizations
Generate block level budget and context for correlation with Full Chip
Drive custom IP integration and custom timing checks flows
Close work with Design, DFT, architecture and Power team

Preferred Qualifications
Advantage - Understanding noise and signal integrity effects
Advantage - Timing margins fundamental from synthesis to signoff
Advantage - Experience with scripting

Minimum Qualifications
4+ years experience in Static Timing analysis
Extensive experience with one of the commercial STA tools
Familiarity with hierarchical design approach, top-down design, timing and physical convergence
Experience with backend STA closure and Signoff
Deep understanding of designs' constraints development
Good understanding of AC timing from specs to implementation
Good understanding of DFT modes and their constraints
Good communication skills and team player
Quick learning of flows and methods

About Apple

Working at Apple means doing more than you ever thought possible and having more impact than you ever imagined.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile