2,564 jobs for "Engineering Team Leader"

Software Engineering Group Manager - Data, Automation, & AI Architecture

At PNC Financial Services Group - Pittsburgh

Posted on Oct 29

View job Apply on company site

Software Engineering Group Manager - Data, Automation, & AI Architecture

At PNC Financial Services Group - Pittsburgh

Posted on Oct 28

View job Apply on company site

Design Engineering Architect

At Cadence Design Systems - Bangalore

Posted on Oct 26

View job Apply on company site

Senior Technology Manager - Cybersecurity Engineering

At Bank of America - Chicago

Posted on Oct 26

View job Apply on company site

N&V EPM- Noise and Vibration Engineering Program Manager, Acoustics

At Apple - Cupertino

Posted on Oct 19

View job Apply on company site

Software QE Engineering Manager

At Apple - Sunnyvale

Posted on Oct 19

View job Apply on company site

Senior Engineering Program Manager, Lead , Service Special Projects

At Apple - Cupertino

Posted on Oct 19

View job Apply on company site

Engineering Program Manager, Sensor Software User Studies & Data Collection

At Apple - Cupertino

Posted on Oct 17

View job Apply on company site

Cloud Engineering Manager

At Leidos - Alexandria

Posted on Oct 17

View job Apply on company site

Product Engineering Senior Specialist

At Cummins - Tochigi

Posted on Oct 16

View job Apply on company site

Engineering Program Manager - Customer Engagement Platforms

At Apple - Hyderabad

Posted on Oct 16

View job Apply on company site

PMIC Engineering Program Manager

At Apple - Sunnyvale

Posted on Oct 16

View job Apply on company site

Full-stack Engineer 5 (The Cloud Operations Resilience Engineering) (MEG)

At Capital One - McLean · Richmond

Posted on Oct 16

View job Apply on company site

Engineer 4 ( Cloud Operations Resilience Engineering) (MEG)

At Capital One - McLean · Richmond

Posted on Oct 16

View job Apply on company site

Integration Engineering - Software Engineer

At Apple

Posted on Oct 15

View job Apply on company site

Full-stack Engineer 4 (Mainframe Systems & z/OS Systems) (Cloud Operations Resilience Engineering)

At Capital One - Riverwoods · McLean

Posted on Oct 13

View job Apply on company site

Sr. Software Engineering Manager (Geometry/Meshing)

At Cadence Design Systems - Remote / Flexible

Posted on Oct 12

View job Apply on company site

Machine Learning Engineer, Video Engineering

At Apple - Sunnyvale

Posted on Oct 10

View job Apply on company site

Full-Stack Engineer 4 (Python, AWS) (Cloud Operations Resilience Engineering)

At Capital One - McLean · Plano

Posted on Oct 10

View job Apply on company site

PMIC Engineering Program Manager

At Apple - Cupertino

Posted on Oct 9

View job Apply on company site

Cadence Design Systems

Design Engineering Architect

Bangalore, IndiaPosted 13 days ago

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

JOb Profile

This is a unique opportunity to join the HPP IP R&D Group at Cadence Design Systems. We are looking for a Sr Principal SI/PI Engineer who will be a key contributor to our advanced high speed IP products. This is a hands-on technical position.

Main Job Tasks and Responsibilities:

Work on test chip package design SI/PI optimization and verification.
Work on evaluation board design optimization for best SI/PI performance.
Provide extracted and measured channel models for chip designers in the R&D team.
Help with package and PCB SI/PI design guidelines and customer support on SI/PI related inquiries.
Review customer package and board designs and simulation results. Help with providing feedback to customers to ensure best possible performance of our IP in their ASIC.
Work on link performance simulations using S-parameter channel models and IBIS-AMI behavioral models.
Help with SI/PI related debug of test chips or customer ASICs in the lab.

Position Requirements:

M.S. or Ph.D. Electrical Engineering (or similar degree)
15+ years of experience preferably working with high speed SerDes and PHYs
Good understanding of high speed SerDes architecture
Hands on lab experience with instruments like high speed oscilloscopes, TDRs, VNAs, spectrum analyzers, etc.
Fluent with using 3D and 2.5D extraction tools like Sigrity Clarity/PowerSI or Ansys HFSS/SIwave
Experience with IBIS-AMI model simulations
Experience with simulation result to lab measurement correlation
Good understanding of PCB and FCBGA design rules and requirements
Strong debugging and problem-solving skills
Excellent communication and presentation skills to effectively communicate with both customers and internal stake holders

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile