559 jobs for "Automation Test Engineer"

Mixed-Signal, Sr Principal Design Engineer

At Cadence Design Systems - San Jose

Posted on Aug 26

View job Apply on company site

Staff Engineer, Product Software

At Equinix - Remote / Flexible

Posted on Jul 28

View job Apply on company site

Software Engineer

At Leidos - Columbia

Posted on Jul 23

View job Apply on company site

SoC Digital Verification Engineer, Multimedia Lab

At TikTok - San Jose

Posted on Apr 2

View job Apply on company site

Senior SoC Digital Verification Engineer, Multimedia Lab

At TikTok - San Jose

Posted on Apr 2

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Hyderabad

Posted on Apr 10

View job Apply on company site

Strategic Transformation, Data Operations - Associate

At iCapital - Salt Lake City

Posted on Oct 28

View job Apply on company site

Digital Solutions Integration Engineer III

At Mitsubishi Electric Power Products - Remote / Flexible

Posted on Oct 7

View job Apply on company site

Digital Solutions Integration Engineer II

At Mitsubishi Electric Power Products - Remote / Flexible

Posted on Oct 6

View job Apply on company site

DevOps Engineer II - AWS

At Esri - Redlands

Posted on Aug 7

View job Apply on company site

Strategic Transformation, Data Operations - Associate

At iCapital - Salt Lake City

Posted on Jul 14

View job Apply on company site

IT Staff Storage Engineer

At Cadence Design Systems - San Jose

Posted on Nov 6

View job Apply on company site

GPU Power and Performance Characterization Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

GPU Power and Performance Characterization Engineer

At Apple - Austin

Posted on Oct 9

View job Apply on company site

Lead Configuration Management Engineer

At Cadence Design Systems - Burlington

Posted on Aug 9

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Pune

Posted on Jun 18

View job Apply on company site

Emulation Engineer

At Apple - London

Posted on May 28

View job Apply on company site

Intern, R&D Undergraduate Summer - Advanced Concepts Engineering, Onsite

At Sandia National Laboratories

Posted on Nov 5

View job Apply on company site

Intern, R&D Graduate Summer - Advanced Concepts Engineering, Onsite

At Sandia National Laboratories

Posted on Nov 5

View job Apply on company site

Cadence Design Systems

Lead Design Engineer

Pune, IndiaPosted Jun 18, 2026

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Responsibilities:

The Candidate will have design responsibility, including floor planning, power grid design, place and route, clock tree synthesis, timing/SI closure, power / EM-IR signoff, physical verification (DRC/LVS/Antenna), and DFM Closure.
Physical design implementation of state-of-the-art Cadence IPs using Cadence EDA tools - Genus, Innovus, Tempus, Voltus and other backend tools
Physical design for PPA optimization of performance and power-oriented best-in-class interface IPs such as DDR, LPDDR, PCIE, UCIE, etc and test chips for advanced process nodes, such as 7nm/5nm/3nm/2nm
An opportunity to work on many varieties of challenging designs, i.e., low power, high-speed and area optimized designs.
Work closely with RTL design team & Analog Team to ensure on-time, successful tapeouts.

Required skills -

B.Tech/BE/ME/Mtech with 4-6 years hands-on experience in physical design and physical verification.
Experienced with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues.
Solid knowledge on physical design, static timing analysis, Low Power Design, EM/IR /crosstalk analysis, formal verification, physical verification, DFM, DFT.
Successful track records of taping out complex IP's & SoC's at 16/10/7/5/3 nm with different foundries.
Power user of Cadence implementation tools, such as Genus, Innovus, Quantus, Tempus, PVS, Voltus will be an added advantage
Automation and programming-minded, coding experience in Makefile/Tcl/Tk/Perl/python assisted with AI.
Should have excellent communication, analytical and problem-solving skills, should be self-motivated and good team player

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile