424 jobs for "Timing Design Engineer"

AMS STA / Timing Engineer (m/f/d)

At Apple - München

Posted on Oct 7

View job Apply on company site

FE integration & STA IP Lead- Advanced Technologies Group

At Apple - Haifa

Posted on Oct 16

View job Apply on company site

FE integration & STA IP Lead- Advanced Technologies Group

At Apple - Haifa

Posted on Oct 16

View job Apply on company site

FE integration & STA IP Lead- Advanced Technologies Group

At Apple - Haifa

Posted on Oct 16

View job Apply on company site

FE integration & STA IP Lead- Advanced Technologies Group

At Apple - Haifa

Posted on Oct 16

View job Apply on company site

FE integration & STA IP Lead- Advanced Technologies Group

At Apple - Haifa

Posted on Oct 16

View job Apply on company site

FE integration & STA IP Lead- Advanced Technologies Group

At Apple - Haifa

Posted on Oct 6

View job Apply on company site

FE integration & STA IP Lead- Advanced Technologies Group

At Apple - Haifa

Posted on Oct 6

View job Apply on company site

FE integration & STA IP Lead- Advanced Technologies Group

At Apple - Haifa

Posted on Oct 6

View job Apply on company site

Senior Software Defined Radio (SDR) Engineer

At Leidos - Arlington

Posted on Oct 14

View job Apply on company site

Lead Design Engineer

At Cadence Design Systems - Austin

Posted on Nov 7

View job Apply on company site

Product Engineering Specialist

At Cummins - Columbus

Posted on Nov 6

View job Apply on company site

Product Design Technician - Level II - OFFC

At Cummins - Pune

Posted on Oct 29

View job Apply on company site

RTL2GDS AE Architect

At Cadence Design Systems - San Jose

Posted on Nov 6

View job Apply on company site

Principal AE (STA - SignOff)

At Cadence Design Systems - Austin

Posted on Nov 6

View job Apply on company site

FPGA Engineer

At Leidos - San Diego

Posted on Aug 18

View job Apply on company site

Senior SoC Digital Design Engineer, Multimedia Lab

At TikTok - San Jose

Posted on Apr 2

View job Apply on company site

SoC Digital Design Engineer, Multimedia Lab

At TikTok - San Jose

Posted on Apr 2

View job Apply on company site

SoC Digital Verification Engineer, Multimedia Lab

At TikTok - San Jose

Posted on Apr 2

View job Apply on company site

SoC Physical Design Engineer (M, F, D)

At Apple - München

Posted on Oct 19

View job Apply on company site

Cadence Design Systems

Lead Design Engineer

AustinPosted yesterday

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

#### Responsibilities:

* Design and integration of IPs in SoC based on high-level architectural specifications from customers.
* Perform Lint/CDC checks on the design for quality assurance and resolve related issues.
* Create synthesis constraints for the design at the IP and SoC level and perform basic synthesis for PPA (Power, Performance, Area) optimization.
* Create detailed Microarchitectural Specification documents for the design.
* Provide support to the verification team for test plan creation, coverage analysis, and feature debugging.
* Provide support to the physical design team as needed for design implementation.
* Implement innovative solutions to automate repetitive tasks.
* Collaborate within and across teams for effective project execution.

#### Requirements:

* B.E./B.Tech/M.Tech with 5-8 years of experience as a digital design engineer.
* Strong knowledge of digital design fundamentals and Verilog/SystemVerilog (SV).
* Solid knowledge of Lint/CDC tools and the ability to set up flows from scratch.
* Knowledge of creating synthesis constraints and Static Timing Analysis (STA); familiarity with synthesis tools is a plus.
* Familiarity with simulation tools (e.g., Xcelium, Verisium) to support verification.
* Experience with AMBA protocols and other ARM IPs is a plus.
* Experience with high-speed IPs such as PCIe, Ethernet, and DDR is a plus.
* Proficiency in scripting languages (Python/Perl/Tcl).
* Ability to innovate and automate repetitive tasks.
* Good communication skills for effective cross-functional collaboration.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile