44 jobs for "Packaging Team Leader"

Microsoft Endpoint Configuration Manager (MECM) Subject Matter Expert (SME) and Team Lead

At Leidos - Arlington

Posted on Oct 20

View job Apply on company site

Physical Design Lead - Custom Silicon Management

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Product Engineering Specialist

At Cummins - Seattle

Posted on Oct 28

View job Apply on company site

HR Operations Assistant

At Cadence Design Systems - Belo Horizonte

Posted on Oct 28

View job Apply on company site

CST Application Engineer Intern - Systems ATX

At Cadence Design Systems - San Jose

Posted on Oct 14

View job Apply on company site

Senior Equipment Specialist

At Altria Group, Inc. - Richmond

Posted on Nov 3

View job Apply on company site

Senior Manufacturing Engineer II [Electrical]

At Altria Group, Inc. - Richmond

Posted on Nov 2

View job Apply on company site

Technical & Brand Change Manager

At Diageo - Bangkok

Posted on Sep 18

View job Apply on company site

Head of Series Production, Apple TV

At Apple - Culver City

Posted on Oct 10

View job Apply on company site

Product Engineering Architect (3D IC, Heterogeneous Integration & Advanced Packaging)

At Cadence Design Systems - San Jose

Posted on Sep 23

View job Apply on company site

Project Engineer Manager

At Diageo - Plainfield

Posted on Aug 28

View job Apply on company site

Senior Software Engineer

At Mitsubishi Electric Power Products - Freedom

Posted on Oct 8

View job Apply on company site

Physical Design Lead - Custom Silicon Management

At Apple - Austin

Posted on Oct 19

View job Apply on company site

Lead Application Engineer

At Cadence Design Systems - Munich

Posted on Sep 16

View job Apply on company site

Principal Product Engineer

At Cadence Design Systems - Zhubei

Posted on Sep 3

View job Apply on company site

Sr. Principal SW Engineer, 3DIC P&R & AI-driven EDA Automation

At Cadence Design Systems - San Jose

Posted on Aug 9

View job Apply on company site

Lead Product Validation Engineer - SI/PI

At Cadence Design Systems - Shanghai

Posted on Aug 5

View job Apply on company site

Product Engineer II -EMX

At Cadence Design Systems - Shanghai

Posted on Jul 23

View job Apply on company site

Lead Education Application Engineer (RF/Microwave)

At Cadence Design Systems - Bangalore

Posted on Dec 11

View job Apply on company site

Lead Product Validation Engineer

At Cadence Design Systems - Shanghai

Posted on Nov 6

View job Apply on company site

Apple

Physical Design Lead - Custom Silicon Management

Austin, TX$175,500 – $311,700Posted 21 days ago

Apply on company site View full job

Why you should apply for a job to Apple:

Ranked as one of the Best Technology Companies in 2020
3.7/5 in overall job satisfaction
3.1/5 in supportive management
66% say women are treated fairly and equally to men
65% would recommend this company to other women
66% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

Are you a leader and want to apply your engineering background to make big things happen? Can you influence, connect, get results and communicate effectively? Can you deliver on a predictable and dynamic schedule?

The Custom Silicon Management Group provides critical custom silicon for all mobile products including iPhone, iPad, iPod, and AppleTV. We have an extraordinary opportunity for senior level engineers to drive and lead technical engagements between Apple and silicon suppliers working on groundbreaking technologies.

We are looking for a remarkable Physical Design Lead to work with a highly hardworking Custom Silicon team at Apple to design and develop innovative chips for the coolest products. This position focuses specifically on supporting Physical Design and related activities for the chips.

Description

You will have the opportunity to integrate and come-up with new insights, as well as work with vendors to promote efficiency in the Silicon community and ensure high quality of the chips.","responsibilities":"Audit vendor PD flows and methodologies for any holes and set up issues.

Suggest improvements to their methodology to optimize it to obtain the best QoR for Apple chips.

Work closely with the internal teams like systems and program management to ensure that the vendor PD implementation team is meeting the design goals.

Work closely with specialists from other teams like the packaging, process etc. to resolve any issues in the project which are in an area closely related to PD.

Conduct periodic design reviews - with deep technical dives - to make sure the project is tracking to the schedule and maintaining a high quality of work.

Review all the final PD, STA, SI, Electrical analysis reports and sign-off on them for tapeout approval.

Provide post tapeout support to work on ECOs and debug, if required.

Adhere to a strict and consistent standard of operation across all vendors and projects.

Maintain a professional relationship with the vendor and yet walk the fine line to maintain the customer-vendor distance.

Preferred Qualifications

10+ years of relevant industry experience.

Experience leading physical design teams.

Track record of having taped out a number of complex chips - from gates to GDS.

Working knowledge of front-end design methodology including basic RTL coding, synthesis methodology, timing constraints generation, multiple clock domain handling, low power techniques.

In depth practical, hands-on knowledge of the entire P&R methodology - including but not limited to - IO planning, ESD techniques, floor planning, power planning, clock tree synthesis, MCMM timing closure, routing, DFM techniques and physical verification.

Working knowledge of at least one of the industry CAD tools - Cadence, Synopsys, Mentor or Atoptech.

Proficient in Static Timing Analysis and the techniques used for timing closure and noise avoidance / fixing.

Hands-on experience in Power and Signal Integrity analysis.

Ability to debug and fix LVS, DRC, Antenna, ERC issues.

Familiarity with the best analog layout design practices for sensitive circuits like OpAmp, matching pair, etc.

Mixed signal SoC tapeouts involving multiple instances of analog IPs.

Low power / leakage management methodology and techniques.

Extraction and characterization of IP elements.

Minimum Qualifications

BS degree.

Physical Design experience.

Knowledge of digital design concepts.

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $175,500 and $311,700, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

About Apple

Working at Apple means doing more than you ever thought possible and having more impact than you ever imagined.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile