879 jobs for "Lead Project Engineer"

Program Engineer

At Leidos - Huntsville

Posted on Oct 30

View job Apply on company site

Project Manager III, Linga

At PNC Financial Services Group - Dallas

Posted on Nov 3

View job Apply on company site

Manager, Engineering (Small Business Card ART)

At TD Bank - Toronto

Posted on Oct 27

View job Apply on company site

Senior Lead Program Manager, Client Project Delivery - Professional Consulting Services (RapidScale) (Remote)

At Spectrum - Remote / Flexible

Posted on Oct 28

View job Apply on company site

Science & Technology Project Manager

At Diageo - Menstrie

Posted on Nov 2

View job Apply on company site

Lead Digital Verification Engineer

At Cadence Design Systems - Mount-royal

Posted on Nov 3

View job Apply on company site

AD, Pre-Construction

At Chewy - Bellevue

Posted on Nov 7

View job Apply on company site

Manager - Network API & Observability

At Equinix - Remote / Flexible

Posted on Nov 2

View job Apply on company site

Sr Cloud Data and AI Engineer

At The Hartford - Charlotte

Posted on Nov 7

View job Apply on company site

Senior Manager, Application Engineering

At Adyen - Amsterdam

Posted on Nov 5

View job Apply on company site

Director, Project Management - Domain Delivery Lead

At Capital One - New York · Richmond

Posted on Nov 6

View job Apply on company site

Early Career RD Systems Engineer - Surety Engineering, Onsite

At Sandia National Laboratories

Posted on Oct 28

View job Apply on company site

Display Module Engineer

At Apple - Cupertino

Posted on Oct 17

View job Apply on company site

Facilities Engineer - Senior

At Cummins - Pune

Posted on Oct 28

View job Apply on company site

Senior Supervisor, Physical Security Enablement

At Equinix - London

Posted on Oct 27

View job Apply on company site

Sr Cloud Data and AI Engineer

At The Hartford - Chicago

Posted on Nov 7

View job Apply on company site

Project Manager III, Linga

At PNC Financial Services Group - Pittsburgh

Posted on Nov 3

View job Apply on company site

Lead Design Engineer - SOC Design

At Cadence Design Systems - Shanghai

Posted on Oct 21

View job Apply on company site

Senior EPC Physical Substation Engineer

At Leidos - Remote / Flexible

Posted on Oct 28

View job Apply on company site

Senior Lead Program Manager, Client Project Delivery - Professional Consulting Services (RapidScale) (Remote)

At Spectrum - Remote / Flexible

Posted on Oct 28

View job Apply on company site

Cadence Design Systems

Lead Design Engineer - SOC Design

Shanghai, ChinaPosted 18 days ago

Apply on company site View full job

Why you should apply for a job to Cadence Design Systems:

Ranked as one of the Best Technology Companies in 2024
4.4/5 in overall job satisfaction
4.4/5 in supportive management
87% say women are treated fairly and equally to men
89% would recommend this company to other women
87% say the CEO supports gender diversity

Ratings are based on anonymous reviews by Fairygodboss members. See all reviews ›

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Lead Design Engineer - Verification

Location: Shanghai

Job Responsibilities:

Looking for a skilled VLSI Design Verification Engineer with 3-5 years of hands-on experience to join our team supporting SOC design projects for leading customers. The ideal candidate will collaborate closely with design and verification teams to ensure comprehensive test coverage, robust verification methodology, and seamless project execution. Will play a key role in bridging communication between local teams and global stakeholders. Hands-on experience in any protocol like AMBA, PCIe, USB, MIPI or DDR/LPDDR. ARM/RISC-V Processor integration experience preferred.

Develop and execute verification plans for SOC and IP blocks, ensuring design intent and testability.
Perform RTL verification using industry-standard methodologies (e.g., UVM, SystemVerilog).
Collaborate with design engineers to address complex debug issues and optimize verification strategies.
Work closely with customer and internal engineering teams to deliver high-quality support and service.
Participate in coverage analysis, regression testing, and closure of verification goals.
Contribute to the development and enhancement of verification environments and reusable testbenches.

Requirements:

Bachelor's or Master's degree in Electrical/Computer Engineering or related field with 3-5 years of experience in VLSI/SOC design verification.
Strong expertise in System Verilog, UVM, and Verification tools.

We're doing work that matters. Help us solve what others can't.

About Cadence Design Systems

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology: Manufacturing

View company profile